Cover Image

PVAC: A RowHammer Mitigation Architecture Exploiting Per-victim-row Counting

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Kim, Jumin, Baek, Seungmin, Nam, Hwayong, Wi, Minbok, Kim, Nam Sung, Ahn, Jung Ho
Format:	Preprint
Published:	2026
Subjects:	Cryptography and Security Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

SoK: Systematizing a Decade of Architectural RowHammer Defenses Through the Lens of Streaming Algorithms
by: Kim, Michael Jaemin, et al.
Published: (2025)

Per-Row Activation Counting on Real Hardware: Demystifying Performance Overheads
by: Kim, Jumin, et al.
Published: (2025)

RoMe: Row Granularity Access Memory System for Large Language Models
by: Nam, Hwayong, et al.
Published: (2025)

DRAMScope: Uncovering DRAM Microarchitecture and Characteristics by Issuing Memory Commands
by: Nam, Hwayong, et al.
Published: (2024)

Sudoku: Decomposing DRAM Address Mapping into Component Functions
by: Wi, Minbok, et al.
Published: (2025)

SpyHammer: Understanding and Exploiting RowHammer under Fine-Grained Temperature Variations
by: Orosa, Lois, et al.
Published: (2022)

DSAC: Low-Cost RowHammer Mitigation Using In-DRAM Stochastic and Approximate Counting Algorithm
by: Hong, Seungki, et al.
Published: (2023)

CoMeT: Count-Min-Sketch-based Row Tracking to Mitigate RowHammer at Low Cost
by: Bostanci, F. Nisa, et al.
Published: (2024)

BreakHammer: Enhancing RowHammer Mitigations by Carefully Throttling Suspect Threads
by: Canpolat, Oğuzhan, et al.
Published: (2024)

HammerSim: A System-Level Tool to Model RowHammer
by: Goswami, Kaustav, et al.
Published: (2026)

Understanding and Mitigating Covert Channel and Side Channel Vulnerabilities Introduced by RowHammer Defenses
by: Bostancı, F. Nisa, et al.
Published: (2025)

ABACuS: All-Bank Activation Counters for Scalable and Low Overhead RowHammer Mitigation
by: Olgun, Ataberk, et al.
Published: (2023)

Rethinking LLM Inference Bottlenecks: Insights from Latent Attention and Mixture-of-Experts
by: Yun, Sungmin, et al.
Published: (2025)

DRAM-Profiler: An Experimental DRAM RowHammer Vulnerability Profiling Mechanism
by: Zhou, Ranyang, et al.
Published: (2024)

An Experimental Characterization of Combined RowHammer and RowPress Read Disturbance in Modern DRAM Chips
by: Luo, Haocong, et al.
Published: (2024)

RowHammer Vulnerability Counter (RVC): Redefining RowHammer Detection with Victim-Centric Tracking
by: Jain, Lavi, et al.
Published: (2026)

Understanding RowHammer Under Reduced Refresh Latency: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions
by: Tuğrul, Yahya Can, et al.
Published: (2025)

Securing DRAM at Scale: ARFM-Driven Row Hammer Defense with Unveiling the Threat of Short tRC Patterns
by: Joo, Nogeun, et al.
Published: (2025)

MOAT: Securely Mitigating Rowhammer with Per-Row Activation Counters
by: Qureshi, Moinuddin, et al.
Published: (2024)

Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution
by: Song, Chang Eun, et al.
Published: (2025)

CiFHER: A Chiplet-Based FHE Accelerator with a Resizable Structure
by: Kim, Sangpyo, et al.
Published: (2023)

SSD Offloading for LLM Mixture-of-Experts Weights Considered Harmful in Energy Efficiency
by: Kyung, Kwanhee, et al.
Published: (2025)

AnalogToBi: Device-Level Analog Circuit Topology Generation via Bipartite Graph and Grammar Guided Decoding
by: Kim, Seungmin, et al.
Published: (2026)

Low-Power Encoding for PAM-3 DRAM Bus
by: Nam, Jonghyeon, et al.
Published: (2024)

A4: Microarchitecture-Aware LLC Management for Datacenter Servers with Emerging I/O Devices
by: Park, Haneul, et al.
Published: (2025)

IVE: An Accelerator for Single-Server Private Information Retrieval Using Versatile Processing Elements
by: Kim, Sangpyo, et al.
Published: (2025)

A Quantitative Analysis and Guidelines of Data Streaming Accelerator in Modern Intel Xeon Scalable Processors
by: Kuper, Reese, et al.
Published: (2023)

CXL-GPU: Pushing GPU Memory Boundaries with the Integration of CXL Technologies
by: Gouk, Donghyun, et al.
Published: (2025)

Optimized Memory System Architecture for VESA VDC-M Decoder with Multi-Slice Support
by: Yang, Hannah, et al.
Published: (2025)

Full System Architecture Modeling for Wearable Egocentric Contextual AI
by: Lee, Vincent T., et al.
Published: (2025)

Theodosian: A Deep Dive into Memory-Hierarchy-Centric FHE Acceleration
by: Choi, Wonseok, et al.
Published: (2025)

Towards Efficient SRAM-PIM Architecture Design by Exploiting Unstructured Bit-Level Sparsity
by: Duan, Cenlin, et al.
Published: (2024)

ORAP: Optimized Row Access Prefetching for Rowhammer-mitigated Memory
by: Merrell, Maccoy, et al.
Published: (2026)

Compromising the Intelligence of Modern DNNs: On the Effectiveness of Targeted RowPress
by: Zhou, Ranyang, et al.
Published: (2024)

Cognition Engines: A Row-Scale HVDC Architecture for Computational Continuity of AI
by: Churnock, Paul
Published: (2025)

DiSC: Resolution-Scalable Acceleration of Diffusion Models by Exploiting Sparsity and Cached Token Reuse with Hash-based Distribution
by: Yoon, Jieon, et al.
Published: (2026)

GPIR: Enabling Practical Private Information Retrieval with GPUs
by: Ji, Hyesung, et al.
Published: (2026)

SPADE: Sparse Pillar-based 3D Object Detection Accelerator for Autonomous Driving
by: Lee, Minjae, et al.
Published: (2023)

SAL-PIM: A Subarray-level Processing-in-Memory Architecture with LUT-based Linear Interpolation for Transformer-based Text Generation
by: Han, Wontak, et al.
Published: (2024)

FireFly-S: Exploiting Dual-Side Sparsity for Spiking Neural Networks Acceleration with Reconfigurable Spatial Architecture
by: Li, Tenglong, et al.
Published: (2024)