Image de couverture de livre

Efficient Batch Search Algorithm for B+ Tree Index Structures with Level-Wise Traversal on FPGAs

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Tzschoppe, Max, Wilhelm, Martin, Groppe, Sven, Pionteck, Thilo
Format:	Preprint
Publié:	2026
Sujets:	Hardware Architecture Databases Distributed, Parallel, and Cluster Computing
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Evaluating Rapid Makespan Predictions for Heterogeneous Systems with Programmable Logic
par: Wilhelm, Martin, et autres
Publié: (2025)

Enabling Mixed criticality applications for the Versal AI-Engines
par: Sprave, Vincent, et autres
Publié: (2026)

NasZip: Software and Hardware Co-Design to Accelerate Approximate Nearest Neighbor Search with DIMM-Based Near-Data Processing
par: Zou, Cheng, et autres
Publié: (2026)

PIMDAL: Mitigating the Memory Bottleneck in Data Analytics using a Real Processing-in-Memory System
par: Frouzakis, Manos, et autres
Publié: (2025)

ZipFlow: a Compiler-based Framework to Unleash Compressed Data Movement for Modern GPUs
par: Yeo, Gwangoo, et autres
Publié: (2026)

TAPA-CS: Enabling Scalable Accelerator Design on Distributed HBM-FPGAs
par: Prakriya, Neha, et autres
Publié: (2023)

Optimizing Communication for Latency Sensitive HPC Applications on up to 48 FPGAs Using ACCL
par: Meyer, Marius, et autres
Publié: (2024)

Vector-Centric Machine Learning Systems: A Cross-Stack Approach
par: Jiang, Wenqi
Publié: (2025)

DP-HLS: A High-Level Synthesis Framework for Accelerating Dynamic Programming Algorithms in Bioinformatics
par: Cao, Yingqi, et autres
Publié: (2024)

Views: a hardware-friendly graph database model for storing semantic information
par: Yang, Yanjun, et autres
Publié: (2025)

MLDSE: Scaling Design Space Exploration Infrastructure for Multi-Level Hardware
par: Qu, Huanyu, et autres
Publié: (2025)

PUDTune: Multi-Level Charging for High-Precision Calibration in Processing-Using-DRAM
par: Kubo, Tatsuya, et autres
Publié: (2025)

RapidOMS: FPGA-based Open Modification Spectral Library Searching with HD Computing
par: Pinge, Sumukh, et autres
Publié: (2024)

Chopper: A Multi-Level GPU Characterization Tool & Derived Insights Into LLM Training Inefficiency
par: Kurzynski, Marco, et autres
Publié: (2025)

Implementation and Evaluation of GBDI Memory Compression Algorithm Using C/C++ on a Broader Range of Workloads
par: Aina, Adeyemi
Publié: (2025)

SpArch: Efficient Architecture for Sparse Matrix Multiplication
par: Zhang, Zhekai, et autres
Publié: (2020)

Efficient Architecture for RISC-V Vector Memory Access
par: Guan, Hongyi, et autres
Publié: (2025)

Fast and energy-efficient derivatives risk analysis: Streaming option Greeks on Xilinx and Intel FPGAs
par: Klaisoongnoen, Mark, et autres
Publié: (2022)

Understanding Bottlenecks for Efficiently Serving LLM Inference With KV Offloading
par: Meng, William, et autres
Publié: (2025)

HieraSparse: Hierarchical Semi-Structured Sparse KV Attention
par: Wang, Haoxuan, et autres
Publié: (2026)

Tascade: Hardware Support for Atomic-free, Asynchronous and Efficient Reduction Trees
par: Orenes-Vera, Marcelo, et autres
Publié: (2023)

GPU-Augmented OLAP Execution Engine: GPU Offloading
par: Chang, Ilsun
Publié: (2025)

Torrent: A Distributed DMA for Efficient and Flexible Point-to-Multipoint Data Movement
par: Deng, Yunhao, et autres
Publié: (2025)

UniFormer: Unified and Efficient Transformer for Reasoning Across General and Custom Computing
par: Ran, Zhuoheng, et autres
Publié: (2025)

PAM: Processing Across Memory Hierarchy for Efficient KV-centric LLM Serving System
par: Liu, Lian, et autres
Publié: (2026)

Efficient MoE Serving in the Memory-Bound Regime: Balance Activated Experts, Not Tokens
par: Yu, Yanpeng, et autres
Publié: (2025)

Infinite-LLM: Efficient LLM Service for Long Context with DistAttention and Distributed KVCache
par: Lin, Bin, et autres
Publié: (2024)

DiP: A Scalable, Energy-Efficient Systolic Array for Matrix Multiplication Acceleration
par: Abdelmaksoud, Ahmed J., et autres
Publié: (2024)

EDEA: Efficient Dual-Engine Accelerator for Depthwise Separable Convolution with Direct Data Transfer
par: Chen, Yi, et autres
Publié: (2025)

Efficient deadlock avoidance for 2D mesh NoCs that use OQ or VOQ routers
par: Papaphilippou, Philippos, et autres
Publié: (2023)

TT-Edge: A Hardware-Software Co-Design for Energy-Efficient Tensor-Train Decomposition on Edge AI
par: Kwak, Hyunseok, et autres
Publié: (2025)

Execution-Centric Characterization of FP8 Matrix Cores, Asynchronous Execution, and Structured Sparsity on AMD MI300A
par: Jarmusch, Aaron, et autres
Publié: (2026)

MIMDRAM: An End-to-End Processing-Using-DRAM System for High-Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Processing
par: Oliveira, Geraldo F., et autres
Publié: (2024)

Enhancing Regression Models for Complex Systems Using Evolutionary Techniques for Feature Engineering
par: Arroba, Patricia, et autres
Publié: (2024)

TeraPool-SDR: An 1.89TOPS 1024 RV-Cores 4MiB Shared-L1 Cluster for Next-Generation Open-Source Software-Defined Radios
par: Zhang, Yichao, et autres
Publié: (2024)

Static task mapping for heterogeneous systems based on series-parallel decompositions
par: Wilhelm, Martin, et autres
Publié: (2025)

Fine-Grained Power and Energy Attribution on AMD GPU/APU-Based Exascale Nodes
par: McDaniel, Adam, et autres
Publié: (2026)

Dissecting the NVIDIA Hopper Architecture through Microbenchmarking and Multiple Level Analysis
par: Luo, Weile, et autres
Publié: (2025)

A VM-HDL Co-Simulation Framework for Systems with PCIe-Connected FPGAs
par: Cho, Shenghsun, et autres
Publié: (2025)

The DEEP-ER project: I/O and resiliency extensions for the Cluster-Booster architecture
par: Kreuzer, Anke, et autres
Publié: (2019)