Hardware-Software Co-Design for Event-Driven SNN Deployment on Low-Cost Neuromorphic FPGAs

Documenti analoghi

• When Spike Sparsity Does Not Translate to Deployed Cost: VS-WNO on Jetson Orin Nano
  di: Yoo, Jason, et al.
  Pubblicazione: (2026)
• STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design
  di: Wang, Kainan, et al.
  Pubblicazione: (2025)
• HiAER-Spike Software-Hardware Reconfigurable Platform for Event-Driven Neuromorphic Computing at Scale
  di: Frank, Gwenevere, et al.
  Pubblicazione: (2026)
• Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs
  di: Sabih, Muhammad, et al.
  Pubblicazione: (2025)
• ONNX-to-Hardware Design Flow for Adaptive Neural-Network Inference on FPGAs
  di: Manca, Federico, et al.
  Pubblicazione: (2024)