Imagen de Portada

AutoINV: Automated Invariant Generation Framework for Formal Verification on High-Level Synthesis Designs

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Zhou, Xiaofeng, Du, Linfeng, Hu, Guangyu, Sinha, Sharad, Zhang, Hongce, Zhang, Wei
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture Software Engineering
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

LeGend: A Data-Driven Framework for Lemma Generation in Hardware Model Checking
por: Miao, Mingkai, et al.
Publicado: (2026)

FLAG: Formal and LLM-assisted SVA Generation for Formal Specifications of On-Chip Communication Protocols
por: Shih, Yu-An, et al.
Publicado: (2025)

Using LLMs to Facilitate Formal Verification of RTL
por: Orenes-Vera, Marcelo, et al.
Publicado: (2023)

UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification
por: Ye, Junhao, et al.
Publicado: (2026)

FormalRTL: Verified RTL Synthesis at Scale
por: Li, Kezhi, et al.
Publicado: (2026)

A Semi-Formal Verification Methodology for Efficient Configuration Coverage of Highly Configurable Digital Designs
por: Kumar, Aman, et al.
Publicado: (2024)

FVRuleLearner: Operator-Level Reasoning Tree (OP-Tree)-Based Rules Learning for Formal Verification
por: Wan, Lily Jiaxin, et al.
Publicado: (2026)

AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models
por: Zhang, Haoyi, et al.
Publicado: (2024)

A Vertically Integrated Framework for Templatized Chip Design
por: Kim, Jeongeun, et al.
Publicado: (2025)

Veri-Sure: A Contract-Aware Multi-Agent Framework with Temporal Tracing and Formal Verification for Correct RTL Code Generation
por: Liu, Jiale, et al.
Publicado: (2026)

MEIC: Re-thinking RTL Debug Automation using LLMs
por: Xu, Ke, et al.
Publicado: (2024)

AutoPDR: Circuit-Aware Solver Configuration Prediction for Hardware Model Checking
por: Hu, Guangyu, et al.
Publicado: (2026)

Quantifying Uncertainty in FMEDA Safety Metrics: An Error Propagation Approach for Enhanced ASIC Verification
por: Armato, Antonino, et al.
Publicado: (2026)

EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning
por: Hu, Guangyu, et al.
Publicado: (2026)

AutoFlows++: Hierarchical Message Flow Mining for System on Chip Designs
por: Nadimi, Bardia, et al.
Publicado: (2026)

Structural Mutation Based Differential Testing for FPGA Logic Synthesis Compilers
por: Xu, Zhihao, et al.
Publicado: (2025)

A Novel HDL Code Generator for Effectively Testing FPGA Logic Synthesis Compilers
por: Xu, Zhihao, et al.
Publicado: (2024)

C2HLSC: Leveraging Large Language Models to Bridge the Software-to-Hardware Design Gap
por: Collini, Luca, et al.
Publicado: (2024)

EquivFusion: Unifying Hardware Equivalence Checking from Algorithms to Netlists via MLIR
por: Zhu, Jiaying, et al.
Publicado: (2026)

A High-level Synthesis Toolchain for the Julia Language
por: Short, Benedict, et al.
Publicado: (2025)

Retrofitting Control Flow Graphs in LLVM IR for Auto Vectorization
por: Fang, Shihan, et al.
Publicado: (2025)

UCAgent: An End-to-End Agent for Block-Level Functional Verification
por: Wang, Junyue, et al.
Publicado: (2026)

ITHICA: Intra-Thread Instruction Checking Approach for Defect-Induced Silent Data Corruptions
por: Vavelidou, Ioanna, et al.
Publicado: (2026)

Offloading Data Center Tax
por: Revankar, Akshay, et al.
Publicado: (2025)

Scalable Software Testing in Fast Virtual Platforms: Leveraging SystemC, QEMU and Containerization
por: Jünger, Lukas, et al.
Publicado: (2025)

The Argument for Meta-Modeling-Based Approaches to Hardware Generation Languages
por: Schreiner, Johannes, et al.
Publicado: (2024)

Bench4HLS: End-to-End Evaluation of LLMs in High-Level Synthesis Code Generation
por: Khan, M Zafir Sadik, et al.
Publicado: (2026)

Exploring Code Language Models for Automated HLS-based Hardware Generation: Benchmark, Infrastructure and Analysis
por: Gai, Jiahao, et al.
Publicado: (2025)

DRCY: Agentic Hardware Design Reviews
por: Dumont, Kyle, et al.
Publicado: (2026)

DUET: Agentic Design Understanding via Experimentation and Testing
por: Smith, Gus Henry, et al.
Publicado: (2025)

RTLSquad: Multi-Agent Based Interpretable RTL Design
por: Wang, Bowei, et al.
Publicado: (2025)

HW/SW Co-design of a PCM/PWM converter: a System Level Approach based in the SpecC Methodology
por: Petrini, Daniel G. P., et al.
Publicado: (2025)

FuzzWiz -- Fuzzing Framework for Efficient Hardware Coverage
por: Gadde, Deepak Narayan, et al.
Publicado: (2024)

BDD2Seq: Enabling Scalable Reversible-Circuit Synthesis via Graph-to-Sequence Learning
por: Miao, Mingkai, et al.
Publicado: (2025)

Using LLM such as ChatGPT for Designing and Implementing a RISC Processor: Execution,Challenges and Limitations
por: Hossain, Shadeeb, et al.
Publicado: (2024)

GreenMalloc: Allocator Optimisation for Industrial Workloads
por: Dakhama, Aidan, et al.
Publicado: (2025)

Bridging the Gap: Physical PCI Device Integration Into SystemC-TLM Virtual Platforms
por: Bosbach, Nils, et al.
Publicado: (2025)

Selective Parallel Loading of Large-Scale Compressed Graphs with ParaGrapher
por: Esfahani, Mohsen Koohi, et al.
Publicado: (2024)

E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis
por: Chen, Chen, et al.
Publicado: (2025)

VFocus: Better Verilog Generation from Large Language Model via Focused Reasoning
por: Zhao, Zhuorui, et al.
Publicado: (2025)