HGQ-LUT: Fast LUT-Aware Training and Efficient Architectures for DNN Inference

Documenti analoghi

• TENET: An Efficient Sparsity-Aware LUT-Centric Architecture for Ternary LLM Inference On Edge
  di: Huang, Zhirui, et al.
  Pubblicazione: (2025)
• da4ml: Distributed Arithmetic for Real-time Neural Networks on FPGAs
  di: Sun, Chang, et al.
  Pubblicazione: (2025)
• PolyLUT-Add: FPGA-based LUT Inference with Wide Inputs
  di: Lou, Binglei, et al.
  Pubblicazione: (2024)
• JEDI-linear: Fast and Efficient Graph Neural Networks for Jet Tagging on FPGAs
  di: Que, Zhiqiang, et al.
  Pubblicazione: (2025)
• PolyLUT: Learning Piecewise Polynomials for Ultra-Low Latency FPGA LUT-based Inference
  di: Andronic, Marta, et al.
  Pubblicazione: (2023)