A wave-geometric duality for hyperdimensional computing
Fuente:
arXiv
Guardado en:
| Autor principal: | Poore, Tyler L. |
|---|---|
| Formato: | Preprint |
| Publicado: |
2026
|
| Materias: | |
| Acceso en línea: | |
| Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares
Solving the compute crisis with physics-based ASICs
por: Aifer, Maxwell, et al.
Publicado: (2025)
por: Aifer, Maxwell, et al.
Publicado: (2025)
A Low-Cost Reliable Racetrack Cache Based on Data Compression
por: Cheshmikhani, Elham, et al.
Publicado: (2025)
por: Cheshmikhani, Elham, et al.
Publicado: (2025)
$R^4$: A Racetrack Register File with Runtime Software Reconfiguration
por: Hakert, Christian, et al.
Publicado: (2025)
por: Hakert, Christian, et al.
Publicado: (2025)
Towards Memory Specialization: A Case for Long-Term and Short-Term RAM
por: Li, Peijing, et al.
Publicado: (2025)
por: Li, Peijing, et al.
Publicado: (2025)
Cognition Engines: A Row-Scale HVDC Architecture for Computational Continuity of AI
por: Churnock, Paul
Publicado: (2025)
por: Churnock, Paul
Publicado: (2025)
A Novel Low-Power Cache Architecture Based on 6-Transistor SRAM Cells
por: Dizabadi, Naser Khatti, et al.
Publicado: (2026)
por: Dizabadi, Naser Khatti, et al.
Publicado: (2026)
ARMAN: A Reconfigurable Monolithic 3D Accelerator Architecture for Convolutional Neural Networks
por: Sedaghatgoo, Ali, et al.
Publicado: (2024)
por: Sedaghatgoo, Ali, et al.
Publicado: (2024)
Evaluating Computing Platforms for Sustainability: A Comparative Analysis of FPGAs against ASICs, GPUs, and CPUs
por: Sudarshan, Chetan Choppali, et al.
Publicado: (2026)
por: Sudarshan, Chetan Choppali, et al.
Publicado: (2026)
HiSEP-Q: A Highly Scalable and Efficient Quantum Control Processor for Superconducting Qubits
por: Guo, Xiaorang, et al.
Publicado: (2023)
por: Guo, Xiaorang, et al.
Publicado: (2023)
Stoch-IMC: A Bit-Parallel Stochastic In-Memory Computing Architecture Based on STT-MRAM
por: Hajisadeghi, Amir M., et al.
Publicado: (2024)
por: Hajisadeghi, Amir M., et al.
Publicado: (2024)
A Novel 8T SRAM-Based In-Memory Computing Architecture for MAC-Derived Logical Functions
por: M, Amogh K, et al.
Publicado: (2025)
por: M, Amogh K, et al.
Publicado: (2025)
CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation
por: Wang, Yanjing, et al.
Publicado: (2024)
por: Wang, Yanjing, et al.
Publicado: (2024)
MPAI: A Co-Processing Architecture with MPSoC & AI Accelerators for Vision Applications in Space
por: Leon, Vasileios, et al.
Publicado: (2024)
por: Leon, Vasileios, et al.
Publicado: (2024)
Toward Digital Twins in 3D IC Packaging: A Critical Review of Physics, Data, and Hybrid Architectures
por: Datta, Gourab, et al.
Publicado: (2026)
por: Datta, Gourab, et al.
Publicado: (2026)
A Novel Thermal Network Model and Electro-Thermal Coupling Study for NSFETs and CFETs Considering Thermal Crosstalk
por: Miao, Tianci, et al.
Publicado: (2025)
por: Miao, Tianci, et al.
Publicado: (2025)
SKYLIGHT: A Scalable Hundred-Channel 3D Photonic In-Memory Tensor Core Architecture for Real-time AI Inference
por: Zhang, Meng, et al.
Publicado: (2026)
por: Zhang, Meng, et al.
Publicado: (2026)
SuperFlow: A Fully-Customized RTL-to-GDS Design Automation Flow for Adiabatic Quantum-Flux-Parametron Superconducting Circuits
por: Xie, Yanyue, et al.
Publicado: (2024)
por: Xie, Yanyue, et al.
Publicado: (2024)
A 5T-2MTJ STT-assisted Spin Orbit Torque based Ternary Content Addressable Memory for Hardware Accelerators
por: Narla, Siri, et al.
Publicado: (2024)
por: Narla, Siri, et al.
Publicado: (2024)
H3PIMAP: A Heterogeneity-Aware Multi-Objective DNN Mapping Framework on Electronic-Photonic Processing-in-Memory Architectures
por: Yin, Ziang, et al.
Publicado: (2025)
por: Yin, Ziang, et al.
Publicado: (2025)
A Reconfigurable Time-Domain In-Memory Computing Macro using FeFET-Based CAM with Multilevel Delay Calibration in 28 nm CMOS
por: Mattar, Jeries, et al.
Publicado: (2025)
por: Mattar, Jeries, et al.
Publicado: (2025)
PICO-RAM: A PVT-Insensitive Analog Compute-In-Memory SRAM Macro with In-Situ Multi-Bit Charge Computing and 6T Thin-Cell-Compatible Layout
por: Chen, Zhiyu, et al.
Publicado: (2024)
por: Chen, Zhiyu, et al.
Publicado: (2024)
Frequency as Aperture: Enabling Embeddable Near-Field Sensing for 6G Wireless Radios
por: Ho, Pin-Han, et al.
Publicado: (2026)
por: Ho, Pin-Han, et al.
Publicado: (2026)
TetrisG-SDK: Efficient Convolutional Layer Mapping with Adaptive Windows and Grouped Convolutions for Fast In-Memory Computing
por: Dong, Ke, et al.
Publicado: (2026)
por: Dong, Ke, et al.
Publicado: (2026)
Scattering-Matrix-Based Parametric Characterization of a Two-Port Bridged-T Network for Microstrip Filter Applications
por: Dizabadi, Naser Khatti, et al.
Publicado: (2026)
por: Dizabadi, Naser Khatti, et al.
Publicado: (2026)
AnalogToBi: Device-Level Analog Circuit Topology Generation via Bipartite Graph and Grammar Guided Decoding
por: Kim, Seungmin, et al.
Publicado: (2026)
por: Kim, Seungmin, et al.
Publicado: (2026)
CXLRAMSim v1.0: System-Level Exploration of CXL Memory Expander Cards
por: Pathak, Karan, et al.
Publicado: (2026)
por: Pathak, Karan, et al.
Publicado: (2026)
HAVEN: High-Bandwidth Flash Augmented Vector Engine for Large-Scale Approximate Nearest-Neighbor Search Acceleration
por: Hsu, Po-Kai, et al.
Publicado: (2026)
por: Hsu, Po-Kai, et al.
Publicado: (2026)
Antiferromagnetic Tunnel Junctions (AFMTJs) for In-Memory Computing: Modeling and Case Study
por: Choudhary, Yousuf, et al.
Publicado: (2026)
por: Choudhary, Yousuf, et al.
Publicado: (2026)
Probabilistic approximate optimization using single-photon avalanche diode arrays
por: Alswaidan, Ziyad, et al.
Publicado: (2026)
por: Alswaidan, Ziyad, et al.
Publicado: (2026)
XL-HD: Extended Learning in Hyperdimensional Computing via Deterministic Projections for In-Memory Accelerators
por: Moon, Sabrina Hassan, et al.
Publicado: (2026)
por: Moon, Sabrina Hassan, et al.
Publicado: (2026)
Analog-to-Stochastic Converter Using Magnetic Tunnel Junction Devices for Vision Chips
por: Onizawa, Naoya, et al.
Publicado: (2026)
por: Onizawa, Naoya, et al.
Publicado: (2026)
Device-Circuit Co-Design of Variation-Resilient Read and Write Drivers for Antiferromagnetic Tunnel Junction (AFMTJ) Memories
por: Choudhary, Yousuf, et al.
Publicado: (2026)
por: Choudhary, Yousuf, et al.
Publicado: (2026)
CarbonPATH: Carbon-aware pathfinding and architecture optimization for chiplet-based AI systems
por: Sudarshan, Chetan Choppali, et al.
Publicado: (2026)
por: Sudarshan, Chetan Choppali, et al.
Publicado: (2026)
Fault Tolerant Design of IGZO-based Binary Search ADCs
por: Duarte, Paula Carolina Lozano, et al.
Publicado: (2026)
por: Duarte, Paula Carolina Lozano, et al.
Publicado: (2026)
Scalable Digital Compute-in-Memory Ising Machines for Robustness Verification of Binary Neural Networks
por: Vadlamani, Madhav, et al.
Publicado: (2026)
por: Vadlamani, Madhav, et al.
Publicado: (2026)
An ASIC Emulated Oscillator Ising/Potts Machine Solving Combinatorial Optimization Problems
por: Gonul, Yilmaz Ege, et al.
Publicado: (2026)
por: Gonul, Yilmaz Ege, et al.
Publicado: (2026)
Characterization of Off-wafer Pulse Communication in BrainScaleS Neuromorphic System
por: Vogginger, Bernhard, et al.
Publicado: (2026)
por: Vogginger, Bernhard, et al.
Publicado: (2026)
CQ-CiM: Hardware-Aware Embedding Shaping for Robust CiM-Based Retrieval
por: Li, Xinzhao, et al.
Publicado: (2026)
por: Li, Xinzhao, et al.
Publicado: (2026)
Monolithic 3D Integration for Null Convention Logic (NCL)-Based Asynchronous Circuits
por: Zhang, Xiameng, et al.
Publicado: (2026)
por: Zhang, Xiameng, et al.
Publicado: (2026)
Length-Matching Routing for Programmable Photonic Circuits Using Best-First Strategy
por: Wang, Xiaoke, et al.
Publicado: (2025)
por: Wang, Xiaoke, et al.
Publicado: (2025)
Ejemplares similares
-
Solving the compute crisis with physics-based ASICs
por: Aifer, Maxwell, et al.
Publicado: (2025) -
A Low-Cost Reliable Racetrack Cache Based on Data Compression
por: Cheshmikhani, Elham, et al.
Publicado: (2025) -
$R^4$: A Racetrack Register File with Runtime Software Reconfiguration
por: Hakert, Christian, et al.
Publicado: (2025) -
Towards Memory Specialization: A Case for Long-Term and Short-Term RAM
por: Li, Peijing, et al.
Publicado: (2025) -
Cognition Engines: A Row-Scale HVDC Architecture for Computational Continuity of AI
por: Churnock, Paul
Publicado: (2025)