Imagen de Portada

From Language to Logic: Bridging LLMs & Formal Representations for RTL Assertion Generation

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Mashnoor, Nowfel, Kamali, Hadi, Azar, Kimia
Formato:	Preprint
Publicado:	2026
Materias:	Cryptography and Security Hardware Architecture Logic in Computer Science
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

SafeTune: Mitigating Data Poisoning in LLM Fine-Tuning for RTL Code Generation
por: Rezakhani, Mahshid, et al.
Publicado: (2026)

NuRedact: Non-Uniform eFPGA Architecture for Low-Overhead and Secure IP Redaction
por: Das, Voktho, et al.
Publicado: (2026)

CircuitGuard: Mitigating LLM Memorization in RTL Code Generation Against IP Leakage
por: Mashnoor, Nowfel, et al.
Publicado: (2025)

Design for Trust utilizing Rareness Reduction
por: Jayasena, Aruna, et al.
Publicado: (2023)

DecoRTL: A Run-time Decoding Framework for RTL Code Generation with LLMs
por: Akyash, Mohammad, et al.
Publicado: (2025)

LLM-IFT: LLM-Powered Information Flow Tracking for Secure Hardware
por: Mashnoor, Nowfel, et al.
Publicado: (2025)

TimelyHLS: LLM-Based Timing-Aware and Architecture-Specific FPGA HLS Optimization
por: Mashnoor, Nowfel, et al.
Publicado: (2025)

RTL++: Graph-enhanced LLM for RTL Code Generation
por: Akyash, Mohammad, et al.
Publicado: (2025)

RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation
por: Mankali, Lakshmi Likhitha, et al.
Publicado: (2024)

Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study
por: Imtiaz, Sharjeel, et al.
Publicado: (2025)

QTFlow: Quantitative Timing-Sensitive Information Flow for Security-Aware Hardware Design on RTL
por: Reimann, Lennart M., et al.
Publicado: (2024)

RTL2M$μ$PATH: Multi-$μ$PATH Synthesis with Applications to Hardware Security Verification
por: Hsiao, Yao, et al.
Publicado: (2024)

Power Side-Channel Analysis of the CVA6 RISC-V Core at the RTL Level Using VeriSide
por: Farnaghinejad, Behnam, et al.
Publicado: (2025)

AssertCoder: LLM-Based Assertion Generation via Multimodal Specification Extraction
por: Tian, Enyuan, et al.
Publicado: (2025)

Formal Verification of Secure Encrypted Virtualization
por: Weerasena, Hansika, et al.
Publicado: (2026)

Logic Encryption: This Time for Real
por: Karn, Rupesh Raj, et al.
Publicado: (2025)

Utilizing Layout Effects for Analog Logic Locking
por: Aljafar, Muayad J., et al.
Publicado: (2024)

The Impact of Logic Locking on Confidentiality: An Automated Evaluation
por: Reimann, Lennart M., et al.
Publicado: (2025)

On the Influence of the Laser Illumination on the Logic Cells Current Consumption
por: Petryk, Dmytro, et al.
Publicado: (2024)

PA-Boot: A Formally Verified Authentication Protocol for Multiprocessor Secure Boot
por: Zhang, Zhuoruo, et al.
Publicado: (2022)

täkōFormal: Enabling Robust Software for Programmable Memory Hierarchies (Extended Version)
por: Srinivasan, Pranav, et al.
Publicado: (2026)

Efficient Implementations of Residue Generators Mod 2n + 1 Providing Diminished-1 Representation
por: Piestrak, Stanisław J., et al.
Publicado: (2025)

aLEAKator: HDL Mixed-Domain Simulation for Masked Hardware \& Software Formal Verification
por: Amiot, Noé, et al.
Publicado: (2025)

TroLL: Exploiting Structural Similarities between Logic Locking and Hardware Trojans
por: Liu, Yuntao, et al.
Publicado: (2023)

ResiLogic: Leveraging Composability and Diversity to Design Fault and Intrusion Resilient Chips
por: Sheikh, Ahmad T., et al.
Publicado: (2024)

Bridging the Gap between Hardware Fuzzing and Industrial Verification
por: Ma, Ruiyang, et al.
Publicado: (2025)

Exploiting the Lock: Leveraging MiG-V's Logic Locking for Secret-Data Extraction
por: Reimann, Lennart M., et al.
Publicado: (2024)

TrojanGYM: A Detector-in-the-Loop LLM for Adaptive RTL Hardware Trojan Insertion
por: Sreekumar, Saideep, et al.
Publicado: (2026)

MeltRTL: Multi-Expert LLMs with Inference-time Intervention for RTL Code Generation
por: Mashnoor, Nowfel, et al.
Publicado: (2026)

Formal that "Floats" High: Formal Verification of Floating Point Arithmetic
por: Mohanty, Hansa, et al.
Publicado: (2025)

Generative Logic: A New Computer Architecture for Deterministic Reasoning and Knowledge Generation
por: Sergeev, Nikolai
Publicado: (2025)

SVAgent: AI Agent for Hardware Security Verification Assertion
por: Guo, Rui, et al.
Publicado: (2025)

Designing Secure Interconnects for Modern Microelectronics: From SoCs to Emerging Chiplet-Based Architectures
por: Halder, Dipal
Publicado: (2023)

Trinity: A General Purpose FHE Accelerator
por: Deng, Xianglong, et al.
Publicado: (2024)

Logistic Map Pseudo Random Number Generator in FPGA
por: Calderon, Mateo Jalen Andrew, et al.
Publicado: (2024)

FAULT+PROBE: A Generic Rowhammer-based Bit Recovery Attack
por: Derya, Kemal, et al.
Publicado: (2024)

SemPat: Using Hyperproperty-based Semantic Analysis to Generate Microarchitectural Attack Patterns
por: Godbole, Adwait, et al.
Publicado: (2024)

FireGuard: A Generalized Microarchitecture for Fine-Grained Security Analysis on OoO Superscalar Cores
por: Jiang, Zhe, et al.
Publicado: (2025)

ioPUF+: A PUF Based on I/O Pull-Up/Down Resistors for Secret Key Generation in IoT Nodes
por: Porlapothula, Dilli Babu, et al.
Publicado: (2025)

Four Formal Models of IEEE 1394 Link Layer
por: Garavel, Hubert, et al.
Publicado: (2024)