Cover Image

Tessera: Secure, Near-Line-Rate Weight Streaming for UMA Edge Accelerators

Fuente: arXiv

Saved in:

Bibliographic Details
Main Author:	Naskar, Animan
Format:	Preprint
Published:	2026
Subjects:	Cryptography and Security Hardware Architecture Machine Learning
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

SafeLight: Enhancing Security in Optical Convolutional Neural Network Accelerators
by: Afifi, Salma, et al.
Published: (2024)

DNA-HHE: Dual-mode Near-network Accelerator for Hybrid Homomorphic Encryption on the Edge
by: Zhao, Yifan, et al.
Published: (2025)

LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges
by: Knechtel, Johann, et al.
Published: (2026)

IMS: Intelligent Hardware Monitoring System for Secure SoCs
by: Foudhaili, Wadid, et al.
Published: (2026)

Attack on a PUF-based Secure Binary Neural Network
by: Basak, Bijeet, et al.
Published: (2025)

Thales: Formulating and Estimating Architectural Vulnerability Factors for DNN Accelerators
by: Tyagi, Abhishek, et al.
Published: (2022)

LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
by: Wang, Zeng, et al.
Published: (2024)

Revealing CNN Architectures via Side-Channel Analysis in Dataflow-based Inference Accelerators
by: Weerasena, Hansika, et al.
Published: (2023)

TroLLoc: Logic Locking and Layout Hardening for IC Security Closure against Hardware Trojans
by: Wang, Fangzhou, et al.
Published: (2024)

2-in-1 Accelerator: Enabling Random Precision Switch for Winning Both Adversarial Robustness and Efficiency
by: Fu, Yonggan, et al.
Published: (2021)

FedBit: Accelerating Privacy-Preserving Federated Learning via Bit-Interleaved Packing and Cross-Layer Co-Design
by: Meng, Xiangchen, et al.
Published: (2025)

Reconfigurable Edge Hardware for Intelligent IDS: Systematic Approach
by: Foudhaili, Wadid, et al.
Published: (2024)

REDACTOR: eFPGA Redaction for DNN Accelerator Security
by: Baddour, Yazan, et al.
Published: (2025)

FAME: FPGA Acceleration of Secure Matrix Multiplication with Homomorphic Encryption
by: Xu, Zhihan, et al.
Published: (2025)

Chronus: Understanding and Securing the Cutting-Edge Industry Solutions to DRAM Read Disturbance
by: Canpolat, Oğuzhan, et al.
Published: (2025)

AMAZE: Accelerated MiMC Hardware Architecture for Zero-Knowledge Applications on the Edge
by: Ahmed, Anees, et al.
Published: (2024)

BOLT: Bandwidth-Optimized Lightning-Fast Oblivious Map powered by Secure HBM Accelerators
by: Guo, Yitong, et al.
Published: (2025)

Bit-Flip Vulnerability of Shared KV-Cache Blocks in LLM Serving Systems
by: Yamamoto, Yuji, et al.
Published: (2026)

VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination
by: Wang, Zeng, et al.
Published: (2025)

DL2Fence: Integrating Deep Learning and Frame Fusion for Enhanced Detection and Localization of Refined Denial-of-Service in Large-Scale NoCs
by: Wang, Haoyu, et al.
Published: (2024)

Breaking On-Chip Communication Anonymity using Flow Correlation Attacks
by: Weerasena, Hansika, et al.
Published: (2023)

Evasive Hardware Trojan through Adversarial Power Trace
by: Omidi, Behnam, et al.
Published: (2024)

VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding
by: Wang, Zeng, et al.
Published: (2025)

μRL: Discovering Transient Execution Vulnerabilities Using Reinforcement Learning
by: Tol, M. Caner, et al.
Published: (2025)

PermuteV: A Performant Side-channel-Resistant RISC-V Core Securing Edge AI Inference
by: Narkthong, Nuntipat, et al.
Published: (2025)

SVAgent: AI Agent for Hardware Security Verification Assertion
by: Guo, Rui, et al.
Published: (2025)

Quantised Neural Network Accelerators for Low-Power IDS in Automotive Networks
by: Khandelwal, Shashwat, et al.
Published: (2024)

Security Enclave Architecture for Heterogeneous Security Primitives for Supply-Chain Attacks
by: Raj, Kshitij, et al.
Published: (2025)

High-Security Hardware Module with PUF and Hybrid Cryptography for Data Security
by: Amael, Joshua Tito, et al.
Published: (2024)

Secure Scattered Memory: Rethinking Secure Enclave Memory with Secret Sharing
by: Geng, Haoran, et al.
Published: (2024)

A Near-Cache Architectural Framework for Cryptographic Computing
by: Zhang, Jingyao, et al.
Published: (2025)

Confidential LLM Inference: Performance and Cost Across CPU and GPU TEEs
by: Chrapek, Marcin, et al.
Published: (2025)

Supporting Secured Integration of Microarchitectural Defenses
by: Ramkrishnan, Kartik, et al.
Published: (2026)

Formal Verification of Secure Encrypted Virtualization
by: Weerasena, Hansika, et al.
Published: (2026)

Security Properties for Open-Source Hardware Designs
by: Rogers, Jayden, et al.
Published: (2024)

SoK: Fully Homomorphic Encryption Accelerators
by: Zhang, Junxue, et al.
Published: (2022)

OFHE: An Electro-Optical Accelerator for Discretized TFHE
by: Zheng, Mengxin, et al.
Published: (2024)

Trinity: A General Purpose FHE Accelerator
by: Deng, Xianglong, et al.
Published: (2024)

On the Importance of Reproducibility of Experimental Results Especially in the Domain of Security
by: Petryk, Dmytro, et al.
Published: (2024)

Efficient and Lightweight In-memory Computing Architecture for Hardware Security
by: Ajmi, Hala, et al.
Published: (2022)