:: Library Catalog

Imagen de Portada

Guardado en:

Detalles Bibliográficos
Autores principales:	Ahir, Shiva, Doboli, Alex
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture Information Retrieval
Acceso en línea:	https://arxiv.org/abs/2604.26153
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

HYPERHEURIST: A Simulated Annealing-Based Control Framework for LLM-Driven Code Generation in Optimized Hardware Design
por: Ahir, Shiva, et al.
Publicado: (2026)

Enhancing Scalability in Recommender Systems through Lottery Ticket Hypothesis and Knowledge Distillation-based Neural Network Pruning
por: R, Rajaram, et al.
Publicado: (2024)

D2S-FLOW: Automated Parameter Extraction from Datasheets for SPICE Model Generation Using Large Language Models
por: Chen, Hong Cai, et al.
Publicado: (2025)

FaTRQ: Tiered Residual Quantization for LLM Vector Search in Far-Memory-Aware ANNS Systems
por: Zhang, Tianqi, et al.
Publicado: (2026)

PIFS-Rec: Process-In-Fabric-Switch for Large-Scale Recommendation System Inferences
por: Huo, Pingyi, et al.
Publicado: (2024)

Digital Signal Processing from Classical Coherent Systems to Continuous-Variable QKD: A Review of Cross-Domain Techniques, Applications, and Challenges
por: de Sousa, Davi Juvêncio Gomes, et al.
Publicado: (2025)

Pushing the Performance Envelope of DNN-based Recommendation Systems Inference on GPUs
por: Jain, Rishabh, et al.
Publicado: (2024)

SwiftChannel: Algorithm-Hardware Co-Design for Deep Learning-Based 5G Channel Estimation
por: Lyu, Shengzhe, et al.
Publicado: (2026)

A Hardware-Aware, Per-Layer Methodology for Post-Training Quantization of Large Language Models
por: Killian, Earl
Publicado: (2026)

Reconfigurable Intelligent Surfaces for THz: Hardware Design and Signal Processing Challenges
por: Alexandropoulos, George C., et al.
Publicado: (2024)

Hardware-based Heterogeneous Memory Management for Large Language Model Inference
por: Hwang, Soojin, et al.
Publicado: (2025)

Accelerating Retrieval-Augmented Generation
por: Quinn, Derrick, et al.
Publicado: (2024)

From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design
por: Fu, Weimin, et al.
Publicado: (2026)

Hardware-Efficient CNNs: Interleaved Approximate FP32 Multipliers for Kernel Computation
por: Gowda, Bindu G, et al.
Publicado: (2025)

ARMOR: Robust and Efficient CNN-Based SAR ATR through Model-Hardware Co-Design
por: Wickramasinghe, Sachini, et al.
Publicado: (2026)

LLM4DV: Using Large Language Models for Hardware Test Stimuli Generation
por: Zhang, Zixi, et al.
Publicado: (2023)

C2HLSC: Leveraging Large Language Models to Bridge the Software-to-Hardware Design Gap
por: Collini, Luca, et al.
Publicado: (2024)

Hardware Implementation of Projection-Aggregation Decoders for Reed-Muller Codes
por: Hashemipour-Nazari, Marzieh, et al.
Publicado: (2024)

EdgeCIM: A Hardware-Software Co-Design for CIM-Based Acceleration of Small Language Models
por: Bazzi, Jinane, et al.
Publicado: (2026)

Large Language Model Inference Acceleration: A Comprehensive Hardware Perspective
por: Li, Jinhao, et al.
Publicado: (2024)

HLStrans: Dataset for C-to-HLS Hardware Code Synthesis
por: Zou, Qingyun, et al.
Publicado: (2025)

Energy Efficient Software Hardware CoDesign for Machine Learning: From TinyML to Large Language Models
por: Vahdatpour, Mohammad Saleh, et al.
Publicado: (2026)

Realizing Hardware-Optimized General Tree-Based Data Structures for Heterogeneous System Classes
por: Biebert, Daniel, et al.
Publicado: (2025)

Tools and Methodologies for System-Level Design
por: Bhattacharyya, Shuvra S., et al.
Publicado: (2025)

Marco: Configurable Graph-Based Task Solving and Multi-AI Agents Framework for Hardware Design
por: Ho, Chia-Tung, et al.
Publicado: (2025)

TTP: A Hardware-Efficient Design for Precise Prefetching in Ray Tracing
por: Tozlu, Yavuz Selim, et al.
Publicado: (2026)

Hardware-Compatible Single-Shot Feasible-Space Heuristics for Solving the Quadratic Assignment Problem
por: Im, Haesol, et al.
Publicado: (2025)

OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
por: Sarkar, Rishov, et al.
Publicado: (2025)

Accelerating Recommendation System Training by Leveraging Popular Choices
por: Adnan, Muhammad, et al.
Publicado: (2021)

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads
por: Popovici, Doru Thom, et al.
Publicado: (2025)

METRO: A Software-Hardware Co-Design of Interconnections for Spatial DNN Accelerators
por: Wang, Zhao, et al.
Publicado: (2021)

Optimizing High-Level Synthesis Designs with Retrieval-Augmented Large Language Models
por: Xu, Haocheng, et al.
Publicado: (2024)

Using the Abstract Computer Architecture Description Language to Model AI Hardware Accelerators
por: Müller, Mika Markus, et al.
Publicado: (2024)

Finesse: An Agile Design Framework for Pairing-based Cryptography via Software/Hardware Co-Design
por: Pan, Tianwei, et al.
Publicado: (2025)

GenDRAM:Hardware-Software Co-Design of General Platform in DRAM
por: Lu, Tsung-Han, et al.
Publicado: (2026)

ONNX-to-Hardware Design Flow for Adaptive Neural-Network Inference on FPGAs
por: Manca, Federico, et al.
Publicado: (2024)

Design and Analysis of Approximate Hardware Accelerators for VVC Intra Angular Prediction
por: de Fraga, Lucas M. Leipnitz, et al.
Publicado: (2025)

"Test, Build, Deploy" -- A CI/CD Framework for Open-Source Hardware Designs
por: Deutschbein, Calvin, et al.
Publicado: (2025)

Leveraging High-Level Synthesis and Large Language Models to Generate, Simulate, and Deploy a Uniform Random Number Generator Hardware Design
por: Meech, James T.
Publicado: (2023)

Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation
por: Pinckney, Nathaniel, et al.
Publicado: (2024)