Verification and Validation (V&V)-in-the-Loop for RISC-V Design: The Holistic Vision of BZL
Fuente:
arXiv
Enregistré dans:
| Auteurs principaux: | , , , , , , , , , , , , , , , , , , , , , , , |
|---|---|
| Format: | Preprint |
| Publié: |
2026
|
| Sujets: | |
| Accès en ligne: | |
| Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|
| _version_ | 1866914517605154816 |
|---|---|
| author | Ahmed, Sajjad Kropotov, Alexander Genovese, Roberto Ignacio Homs, Bernat Merino, Eloi Urbani, Francesco Yano, Henrique Díaz, Iván Fernandez, Joan Gracia Toselli, Matteo Imran, Muhammad Iqbal, Muhammad Abu Bakar Umar Haider Yaseen, Nadeem Abid, Quswar Cheema, Shaista Sanchez, Samuel Garcia, Daniel Cabré, Joan Elyasi, Mostafa Ayats, Fernando Moreto, Miquel Cervero, Teresa Palomar, Oscar Salami, Behzad |
| author_facet | Ahmed, Sajjad Kropotov, Alexander Genovese, Roberto Ignacio Homs, Bernat Merino, Eloi Urbani, Francesco Yano, Henrique Díaz, Iván Fernandez, Joan Gracia Toselli, Matteo Imran, Muhammad Iqbal, Muhammad Abu Bakar Umar Haider Yaseen, Nadeem Abid, Quswar Cheema, Shaista Sanchez, Samuel Garcia, Daniel Cabré, Joan Elyasi, Mostafa Ayats, Fernando Moreto, Miquel Cervero, Teresa Palomar, Oscar Salami, Behzad |
| contents | The Barcelona Zetascale Lab (BZL) project aims to strengthening Europe's capacity in the design and manufacture of RISC-V based high-performance computing chips. In this context, we present a holistic pre-silicon verification and validation (V&V) methodology targeting highly robust RISC-V chip designs. This paper provides an overview of BZL's V&V approach, which integrates three complementary platforms: (1) a UVM-based verification environment to thoroughly validate RTL functionality; (2) an FPGA-based validation platform that enables system-level pre-silicon hardware-software RTL validation; and (3) a CI/CD flow that continuously automates build, deployment, and tests across these domains. By embedding these platforms into an industrial-grade V&V loop and exploiting large-scale CPU and FPGA hardware infrastructures, the BZL project enables continuous evolution of reliable hardware development and software integration. We believe that the BZL's V&V flow represents a robust and scalable foundation for ensuring the pre-silicon functional correctness and system level validation of RISC-V chip designs, and can serve as a key enabler for strategic initiatives in Europe, such as EPI and DARE, and beyond. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2604_27013 |
| institution | arXiv |
| publishDate | 2026 |
| record_format | arxiv |
| spellingShingle | Verification and Validation (V&V)-in-the-Loop for RISC-V Design: The Holistic Vision of BZL Ahmed, Sajjad Kropotov, Alexander Genovese, Roberto Ignacio Homs, Bernat Merino, Eloi Urbani, Francesco Yano, Henrique Díaz, Iván Fernandez, Joan Gracia Toselli, Matteo Imran, Muhammad Iqbal, Muhammad Abu Bakar Umar Haider Yaseen, Nadeem Abid, Quswar Cheema, Shaista Sanchez, Samuel Garcia, Daniel Cabré, Joan Elyasi, Mostafa Ayats, Fernando Moreto, Miquel Cervero, Teresa Palomar, Oscar Salami, Behzad Hardware Architecture The Barcelona Zetascale Lab (BZL) project aims to strengthening Europe's capacity in the design and manufacture of RISC-V based high-performance computing chips. In this context, we present a holistic pre-silicon verification and validation (V&V) methodology targeting highly robust RISC-V chip designs. This paper provides an overview of BZL's V&V approach, which integrates three complementary platforms: (1) a UVM-based verification environment to thoroughly validate RTL functionality; (2) an FPGA-based validation platform that enables system-level pre-silicon hardware-software RTL validation; and (3) a CI/CD flow that continuously automates build, deployment, and tests across these domains. By embedding these platforms into an industrial-grade V&V loop and exploiting large-scale CPU and FPGA hardware infrastructures, the BZL project enables continuous evolution of reliable hardware development and software integration. We believe that the BZL's V&V flow represents a robust and scalable foundation for ensuring the pre-silicon functional correctness and system level validation of RISC-V chip designs, and can serve as a key enabler for strategic initiatives in Europe, such as EPI and DARE, and beyond. |
| title | Verification and Validation (V&V)-in-the-Loop for RISC-V Design: The Holistic Vision of BZL |
| topic | Hardware Architecture |
| url | https://arxiv.org/abs/2604.27013 |