:: Library Catalog

Copertina

Salvato in:

Dettagli Bibliografici
Autori principali:	Meng, Chang-Chih, Lu, Yu-Ren, Lin, Guan-Yu, Yeh, Tsung Tai, Wu, Kai-Chiang, Wu, I-Chen
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Hardware Architecture Artificial Intelligence
Accesso online:	https://arxiv.org/abs/2604.27643
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification
di: Ye, Junhao, et al.
Pubblicazione: (2026)

From Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification
di: Ye, Junhao, et al.
Pubblicazione: (2025)

Towards Efficient Design Verification -- Constrained Random Verification using PyUVM
di: Gadde, Deepak Narayan, et al.
Pubblicazione: (2024)

Insights from Verification: Training a Verilog Generation LLM with Reinforcement Learning with Testbench Feedback
di: Wang, Ning, et al.
Pubblicazione: (2025)

HAVEN: High-Bandwidth Flash Augmented Vector Engine for Large-Scale Approximate Nearest-Neighbor Search Acceleration
di: Hsu, Po-Kai, et al.
Pubblicazione: (2026)

Optimizing Coverage-Driven Verification Using Machine Learning and PyUVM: A Novel Approach
di: Kumari, Suruchi, et al.
Pubblicazione: (2025)

UVLLM: An Automated Universal RTL Verification Framework using LLMs
di: Hu, Yuchen, et al.
Pubblicazione: (2024)

Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration
di: Taka, Endri, et al.
Pubblicazione: (2025)

LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines
di: Bhandari, Jitendra, et al.
Pubblicazione: (2024)

Hard Math -- Easy UVM: Pragmatic solutions for verifying hardware algorithms using UVM
di: Litterick, Mark, et al.
Pubblicazione: (2024)

SpecLoop: An Agentic RTL-to-Specification Framework with Formal Verification Feedback Loop
di: Chang, Fu-Chieh, et al.
Pubblicazione: (2026)

Automated SVA Generation with LLMs
di: Fu, Lik Tung, et al.
Pubblicazione: (2026)

ACALSim: A Scalable Parallel Simulation Framework for High-Performance System Design Space Exploration
di: Lin, Wei-Fen, et al.
Pubblicazione: (2026)

ChatModel: Automating Reference Model Design and Verification with LLMs
di: Ye, Jianmin, et al.
Pubblicazione: (2025)

Think with Self-Decoupling and Self-Verification: Automated RTL Design with Backtrack-ToT
di: Chao, Zhiteng, et al.
Pubblicazione: (2025)

ChatSVA: Bridging SVA Generation for Hardware Verification via Task-Specific LLMs
di: Fu, Lik Tung, et al.
Pubblicazione: (2026)

AXON: An Automated Netlist Optimization Framework for High-Speed Adders
di: Yang, Tiantian, et al.
Pubblicazione: (2026)

Hardware Acceleration of Kolmogorov-Arnold Network (KAN) for Lightweight Edge Inference
di: Huang, Wei-Hsing, et al.
Pubblicazione: (2024)

Hardware Acceleration of Kolmogorov-Arnold Network (KAN) in Large-Scale Systems
di: Huang, Wei-Hsing, et al.
Pubblicazione: (2025)

AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design
di: Chen, Weiyu, et al.
Pubblicazione: (2025)

DAG-aware Synthesis Orchestration
di: Li, Yingjie, et al.
Pubblicazione: (2023)

PIM-GPT: A Hybrid Process-in-Memory Accelerator for Autoregressive Transformers
di: Wu, Yuting, et al.
Pubblicazione: (2023)

GenDRAM:Hardware-Software Co-Design of General Platform in DRAM
di: Lu, Tsung-Han, et al.
Pubblicazione: (2026)

ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs
di: Deng, Chenhui, et al.
Pubblicazione: (2026)

ScaleRTL: Scaling LLMs with Reasoning Data and Test-Time Compute for Accurate RTL Code Generation
di: Deng, Chenhui, et al.
Pubblicazione: (2025)

M-ANT: Efficient Low-bit Group Quantization for LLMs via Mathematically Adaptive Numerical Type
di: Hu, Weiming, et al.
Pubblicazione: (2025)

PRO-V-R1: Reasoning Enhanced Programming Agent for RTL Verification
di: Zhao, Yujie, et al.
Pubblicazione: (2025)

An Integrated UVM-TLM Co-Simulation Framework for RISC-V Functional Verification and Performance Evaluation
di: Qiu, Ruizhi, et al.
Pubblicazione: (2025)

AutoINV: Automated Invariant Generation Framework for Formal Verification on High-Level Synthesis Designs
di: Zhou, Xiaofeng, et al.
Pubblicazione: (2026)

Subitizing-Inspired_Large_Language_Models_for_Floorplanning
di: Lu, Shao-Chien, et al.
Pubblicazione: (2025)

PIM-FW: Hardware-Software Co-Design of All-pairs Shortest Paths in DRAM
di: Lu, Tsung-Han, et al.
Pubblicazione: (2025)

QUADOL: A Quality-Driven Approximate Logic Synthesis Method Exploiting Dual-Output LUTs for Modern FPGAs
di: Shi, Jian, et al.
Pubblicazione: (2024)

Exploring LLM-based Verilog Code Generation with Data-Efficient Fine-Tuning and Testbench Automation
di: Chen, Mu-Chi, et al.
Pubblicazione: (2026)

FVDebug: An LLM-Driven Debugging Assistant for Automated Root Cause Analysis of Formal Verification Failures
di: Bai, Yunsheng, et al.
Pubblicazione: (2025)

Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems
di: Yu, Zhongzhi, et al.
Pubblicazione: (2025)

A Systematic Approach for Multi-objective Double-side Clock Tree Synthesis
di: Jiang, Xun, et al.
Pubblicazione: (2025)

TurboFuzz: FPGA Accelerated Hardware Fuzzing for Processor Agile Verification
di: Zhong, Yang, et al.
Pubblicazione: (2025)

AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
di: Yan, Zhiyuan, et al.
Pubblicazione: (2024)

VerilogMonkey: Exploring Parallel Scaling for Automated Verilog Code Generation with LLMs
di: Niu, Juxin, et al.
Pubblicazione: (2025)

CellE: Automated Standard Cell Library Extension via Equality Saturation
di: Ren, Yi, et al.
Pubblicazione: (2026)