Image de couverture de livre

HAVEN: Hybrid Automated Verification ENgine for UVM Testbench Synthesis with LLMs

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Meng, Chang-Chih, Lu, Yu-Ren, Lin, Guan-Yu, Yeh, Tsung Tai, Wu, Kai-Chiang, Wu, I-Chen
Format:	Preprint
Publié:	2026
Sujets:	Hardware Architecture Artificial Intelligence
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification
par: Ye, Junhao, et autres
Publié: (2026)

From Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification
par: Ye, Junhao, et autres
Publié: (2025)

Towards Efficient Design Verification -- Constrained Random Verification using PyUVM
par: Gadde, Deepak Narayan, et autres
Publié: (2024)

Insights from Verification: Training a Verilog Generation LLM with Reinforcement Learning with Testbench Feedback
par: Wang, Ning, et autres
Publié: (2025)

HAVEN: High-Bandwidth Flash Augmented Vector Engine for Large-Scale Approximate Nearest-Neighbor Search Acceleration
par: Hsu, Po-Kai, et autres
Publié: (2026)

Optimizing Coverage-Driven Verification Using Machine Learning and PyUVM: A Novel Approach
par: Kumari, Suruchi, et autres
Publié: (2025)

UVLLM: An Automated Universal RTL Verification Framework using LLMs
par: Hu, Yuchen, et autres
Publié: (2024)

LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines
par: Bhandari, Jitendra, et autres
Publié: (2024)

Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration
par: Taka, Endri, et autres
Publié: (2025)

Hard Math -- Easy UVM: Pragmatic solutions for verifying hardware algorithms using UVM
par: Litterick, Mark, et autres
Publié: (2024)

Automated SVA Generation with LLMs
par: Fu, Lik Tung, et autres
Publié: (2026)

Think with Self-Decoupling and Self-Verification: Automated RTL Design with Backtrack-ToT
par: Chao, Zhiteng, et autres
Publié: (2025)

SpecLoop: An Agentic RTL-to-Specification Framework with Formal Verification Feedback Loop
par: Chang, Fu-Chieh, et autres
Publié: (2026)

ChatModel: Automating Reference Model Design and Verification with LLMs
par: Ye, Jianmin, et autres
Publié: (2025)

AXON: An Automated Netlist Optimization Framework for High-Speed Adders
par: Yang, Tiantian, et autres
Publié: (2026)

ACALSim: A Scalable Parallel Simulation Framework for High-Performance System Design Space Exploration
par: Lin, Wei-Fen, et autres
Publié: (2026)

DAG-aware Synthesis Orchestration
par: Li, Yingjie, et autres
Publié: (2023)

PIM-GPT: A Hybrid Process-in-Memory Accelerator for Autoregressive Transformers
par: Wu, Yuting, et autres
Publié: (2023)

ChatSVA: Bridging SVA Generation for Hardware Verification via Task-Specific LLMs
par: Fu, Lik Tung, et autres
Publié: (2026)

Hardware Acceleration of Kolmogorov-Arnold Network (KAN) for Lightweight Edge Inference
par: Huang, Wei-Hsing, et autres
Publié: (2024)

Hardware Acceleration of Kolmogorov-Arnold Network (KAN) in Large-Scale Systems
par: Huang, Wei-Hsing, et autres
Publié: (2025)

AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design
par: Chen, Weiyu, et autres
Publié: (2025)

GenDRAM:Hardware-Software Co-Design of General Platform in DRAM
par: Lu, Tsung-Han, et autres
Publié: (2026)

M-ANT: Efficient Low-bit Group Quantization for LLMs via Mathematically Adaptive Numerical Type
par: Hu, Weiming, et autres
Publié: (2025)

QUADOL: A Quality-Driven Approximate Logic Synthesis Method Exploiting Dual-Output LUTs for Modern FPGAs
par: Shi, Jian, et autres
Publié: (2024)

Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems
par: Yu, Zhongzhi, et autres
Publié: (2025)

AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
par: Yan, Zhiyuan, et autres
Publié: (2024)

AutoINV: Automated Invariant Generation Framework for Formal Verification on High-Level Synthesis Designs
par: Zhou, Xiaofeng, et autres
Publié: (2026)

ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs
par: Deng, Chenhui, et autres
Publié: (2026)

ScaleRTL: Scaling LLMs with Reasoning Data and Test-Time Compute for Accurate RTL Code Generation
par: Deng, Chenhui, et autres
Publié: (2025)

Subitizing-Inspired_Large_Language_Models_for_Floorplanning
par: Lu, Shao-Chien, et autres
Publié: (2025)

PIM-FW: Hardware-Software Co-Design of All-pairs Shortest Paths in DRAM
par: Lu, Tsung-Han, et autres
Publié: (2025)

TurboFuzz: FPGA Accelerated Hardware Fuzzing for Processor Agile Verification
par: Zhong, Yang, et autres
Publié: (2025)

A Systematic Approach for Multi-objective Double-side Clock Tree Synthesis
par: Jiang, Xun, et autres
Publié: (2025)

PRO-V-R1: Reasoning Enhanced Programming Agent for RTL Verification
par: Zhao, Yujie, et autres
Publié: (2025)

AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs
par: Fang, Wenji, et autres
Publié: (2024)

CellE: Automated Standard Cell Library Extension via Equality Saturation
par: Ren, Yi, et autres
Publié: (2026)

FVDebug: An LLM-Driven Debugging Assistant for Automated Root Cause Analysis of Formal Verification Failures
par: Bai, Yunsheng, et autres
Publié: (2025)

A Tensor-Train Decomposition based Compression of LLMs on Group Vector Systolic Accelerator
par: Huang, Sixiao, et autres
Publié: (2025)

ISAAC: Intelligent, Scalable, Agile, and Accelerated CPU Verification via LLM-aided FPGA Parallelism
par: Sun, Jialin, et autres
Publié: (2025)