Copertina

RuC: HDL-Agnostic Rule Completion Benchmark Generation

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Domingo, Arnau Ayguadé, Alberti-Binimelis, Miquel, Gutierrez-Gomez, Cristian, Parisi, Emanuele, Ghorab, Razine Moundir, Moreto, Miquel, Kestor, Gokcen, Garcia-Gasulla, Dario
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Hardware Architecture Artificial Intelligence
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

NotSoTiny: A Large, Living Benchmark for RTL Code Generation
di: Ghorab, Razine Moundir, et al.
Pubblicazione: (2025)

TuRTLe: A Unified Evaluation of LLMs for RTL Generation
di: Garcia-Gasulla, Dario, et al.
Pubblicazione: (2025)

EMiX: Emulating Beyond Single-FPGA Limits
di: Kropotov, Alexander, et al.
Pubblicazione: (2026)

Floating Point HUB Adder for RISC-V Sargantana Processor
di: Bandera, Gerardo, et al.
Pubblicazione: (2024)

Performance and Energy Benefits of MRDIMMs
di: Díaz, Pau, et al.
Pubblicazione: (2026)

A Mess of Memory System Benchmarking, Simulation and Application Profiling
di: Esmaili-Dokht, Pouya, et al.
Pubblicazione: (2024)

Empowering Vector Architectures for ML: The CAMP Architecture for Matrix Multiplication
di: Nojehdeh, Mohammadreza Esmali, et al.
Pubblicazione: (2025)

FREESS: A Web-Based Educational Simulator for a RISC-V-Inspired Superscalar Processor with Tomasulo-Style Dynamic Scheduling
di: Giorgi, Roberto, et al.
Pubblicazione: (2026)

SpChar: Characterizing the Sparse Puzzle via Decision Trees
di: Sgherzi, Francesco, et al.
Pubblicazione: (2023)

Squire: A General-Purpose Accelerator to Exploit Fine-Grain Parallelism on Dependency-Bound Kernels
di: Langarita, Rubén, et al.
Pubblicazione: (2025)

Quantum Annealing and Tensor Networks: a Powerful Combination to Solve Optimization Problems
di: Binimelis, Miquel Albertí
Pubblicazione: (2024)

Efficient Trace for RISC-V: Design, Evaluation, and Integration in CVA6
di: Laghi, Umberto, et al.
Pubblicazione: (2025)

Different Perspectives of Memory System Simulation
di: Esmaili-Dokht, Pouya, et al.
Pubblicazione: (2026)

HDLxGraph: Bridging Large Language Models and HDL Repositories via HDL Graph Databases
di: Zheng, Pingqing, et al.
Pubblicazione: (2025)

Classification-Based Automatic HDL Code Generation Using LLMs
di: Sun, Wenhao, et al.
Pubblicazione: (2024)

CVA6-CFI: A First Glance at RISC-V Control-Flow Integrity Extensions
di: Manoni, Simone, et al.
Pubblicazione: (2026)

REPTILES: Repeated Tiles of Sargantana, a RISC-V multicore based on OpenPiton
di: Oliete-Escuín, Noelia, et al.
Pubblicazione: (2026)

RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation
di: Mankali, Lakshmi Likhitha, et al.
Pubblicazione: (2024)

HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers
di: Yang, Yiyao, et al.
Pubblicazione: (2025)

A Novel HDL Code Generator for Effectively Testing FPGA Logic Synthesis Compilers
di: Xu, Zhihao, et al.
Pubblicazione: (2024)

TitanCFI: Toward Enforcing Control-Flow Integrity in the Root-of-Trust
di: Parisi, Emanuele, et al.
Pubblicazione: (2024)

Verification and Validation (V&V)-in-the-Loop for RISC-V Design: The Holistic Vision of BZL
di: Ahmed, Sajjad, et al.
Pubblicazione: (2026)

Exploiting long vectors with a CFD code: a co-design show case
di: Blancafort, Marc, et al.
Pubblicazione: (2024)

aLEAKator: HDL Mixed-Domain Simulation for Masked Hardware \& Software Formal Verification
di: Amiot, Noé, et al.
Pubblicazione: (2025)

Mapping code on Coarse Grained Reconfigurable Arrays using a SAT solver
di: Tirelli, Cristian, et al.
Pubblicazione: (2025)

RulePlanner: All-in-One Reinforcement Learner for Unifying Design Rules in 3D Floorplanning
di: Zhong, Ruizhe, et al.
Pubblicazione: (2026)

Online Learning Extreme Learning Machine with Low-Complexity Predictive Plasticity Rule and FPGA Implementation
di: Zang, Zhenya, et al.
Pubblicazione: (2025)

Five-Minute Rule 40 Years Later: A First-Principles Revisit for Modern Memory Hierarchy
di: Zhang, Tong, et al.
Pubblicazione: (2025)

SAT-MapIt: A SAT-based Modulo Scheduling Mapper for Coarse Grain Reconfigurable Architectures
di: Tirelli, Cristian, et al.
Pubblicazione: (2025)

Monomorphism-based CGRA Mapping via Space and Time Decoupling
di: Tirelli, Cristian, et al.
Pubblicazione: (2025)

PUMA: Efficient and Low-Cost Memory Allocation and Alignment Support for Processing-Using-Memory Architectures
di: Oliveira, Geraldo F., et al.
Pubblicazione: (2024)

AME-PIM: Can Memory be Your Next Tensor Accelerator?
di: Venieri, Emanuele, et al.
Pubblicazione: (2026)

An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies
di: Alorda, Bartomeu, et al.
Pubblicazione: (2024)

Benchmarking for Single Feature Attribution with Microarchitecture Cliffs
di: Zhen, Hao, et al.
Pubblicazione: (2026)

Benchmarking and Dissecting the Nvidia Hopper GPU Architecture
di: Luo, Weile, et al.
Pubblicazione: (2024)

D-Legion: A Scalable Many-Core Architecture for Accelerating Matrix Multiplication in Quantized LLMs
di: Abdelmaksoud, Ahmed J., et al.
Pubblicazione: (2026)

ADiP: Adaptive-Precision Systolic Array for Matrix Multiplication Acceleration
di: Abdelmaksoud, Ahmed J., et al.
Pubblicazione: (2025)

Performance Analysis of Matrix Multiplication for Deep Learning on the Edge
di: Ramírez, Cristian, et al.
Pubblicazione: (2024)

3D-TrIM: A Memory-Efficient Spatial Computing Architecture for Convolution Workloads
di: Sestito, Cristian, et al.
Pubblicazione: (2025)

FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification
di: Wan, Gwok-Waa, et al.
Pubblicazione: (2025)