:: Library Catalog

Cover Image

Saved in:

Bibliographic Details
Main Authors:	Söderström, Johan, Aligholipour, Rashid, Yao, Yuan
Format:	Preprint
Published:	2026
Subjects:	Hardware Architecture
Online Access:	https://arxiv.org/abs/2605.01419
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Anatomy of the gem5 Simulator: AtomicSimpleCPU, TimingSimpleCPU, O3CPU, and Their Interaction with the Ruby Memory System
by: Söderström, Johan, et al.
Published: (2025)

Toward Reproducible and Standardized Computer Architecture Simulation with gem5
by: Pai, Kunal, et al.
Published: (2025)

gem5 Co-Pilot: AI Assistant Agent for Architectural Design Space Exploration
by: Fu, Zuoming, et al.
Published: (2025)

Adding MFMA Support to gem5
by: Kurzynski, Marco, et al.
Published: (2025)

parti-gem5: gem5's Timing Mode Parallelised
by: Cubero-Cascante, José, et al.
Published: (2023)

CHAOS: Controlled Hardware fAult injectOr System for gem5
by: Vinciguerra, Elio, et al.
Published: (2026)

Architecture, Simulation and Software Stack to Support Post-CMOS Accelerators: The ARCHYTAS Project
by: Agosta, Giovanni, et al.
Published: (2025)

Advancing Cloud Computing Capabilities on gem5 by Implementing the RISC-V Hypervisor Extension
by: Fragkoulis, George-Marios, et al.
Published: (2024)

Survey on Characterizing and Understanding GNNs from a Computer Architecture Perspective
by: Wu, Meng, et al.
Published: (2024)

Tasa: Thermal-aware 3D-Stacked Architecture Design with Bandwidth Sharing for LLM Inference
by: He, Siyuan, et al.
Published: (2025)

A Mess of Memory System Benchmarking, Simulation and Application Profiling
by: Esmaili-Dokht, Pouya, et al.
Published: (2024)

Energy-Oriented Computing Architecture Simulator for SNN Training
by: Ma, Yunhao, et al.
Published: (2025)

Profile-Guided Temporal Prefetching
by: Li, Mengming, et al.
Published: (2025)

FastFlow in FPGA Stacks of Data Centers
by: Paul, Rourab, et al.
Published: (2024)

CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST
by: Goswami, Kaustav, et al.
Published: (2026)

A Full-Stack Performance Evaluation Infrastructure for 3D-DRAM-based LLM Accelerators
by: Li, Cong, et al.
Published: (2026)

OffRAC: Offloading Through Remote Accelerator Calls
by: Yang, Ziyi, et al.
Published: (2025)

FirePower: Towards a Foundation with Generalizable Knowledge for Architecture-Level Power Modeling
by: Zhang, Qijun, et al.
Published: (2024)

WebRISC-V: A 64-bit RISC-V Pipeline Simulator for Computer Architecture Classes
by: Giorgi, Roberto, et al.
Published: (2025)

Understanding Accelerator Compilers via Performance Profiling
by: Yorihiro, Ayaka, et al.
Published: (2025)

Beehive: A Flexible Network Stack for Direct-Attached Accelerators
by: Lim, Katie, et al.
Published: (2024)

AutoPower: Automated Few-Shot Architecture-Level Power Modeling by Power Group Decoupling
by: Zhang, Qijun, et al.
Published: (2025)

XtraMAC: An Efficient MAC Architecture for Mixed-Precision LLM Inference on FPGA
by: Yu, Feng, et al.
Published: (2026)

Energy-Efficient p-Bit-Based Fully-Connected Quantum-Inspired Simulated Annealer with Dual BRAM Architecture
by: Onizawa, Naoya, et al.
Published: (2026)

UpANNS: Enhancing Billion-Scale ANNS Efficiency with Real-World PIM Architecture
by: Chen, Sitian, et al.
Published: (2024)

ReadyPower: A Reliable, Interpretable, and Handy Architectural Power Model Based on Analytical Framework
by: Zhang, Qijun, et al.
Published: (2025)

Simulation-Driven Evaluation of Chiplet-Based Architectures Using VisualSim
by: Ali, Wajid, et al.
Published: (2025)

SimulatorCoder: DNN Accelerator Simulator Code Generation and Optimization via Large Language Models
by: Xia, Yuhuan, et al.
Published: (2026)

Modeling and Simulation Frameworks for Processing-in-Memory Architectures
by: Aghaei, Mahdi, et al.
Published: (2025)

Microbenchmarking NVIDIA's Blackwell Architecture: An in-depth Architectural Analysis
by: Jarmusch, Aaron, et al.
Published: (2025)

Arcalis: Accelerating Remote Procedure Calls Using a Lightweight Near-Cache Solution
by: Umeike, Johnson, et al.
Published: (2026)

A Switch-Centric In-Network Architecture for Accelerating LLM Inference in Shared-Memory Network
by: Jiang, Aojie, et al.
Published: (2026)

Empowering Vector Architectures for ML: The CAMP Architecture for Matrix Multiplication
by: Nojehdeh, Mohammadreza Esmali, et al.
Published: (2025)

Accelerating Computer Architecture Simulation through Machine Learning
by: Ali, Wajid, et al.
Published: (2024)

A Scalable FPGA Architecture for Quantum Computing Simulation
by: Belfore II, Lee A.
Published: (2024)

Splatonic: Architecture Support for 3D Gaussian Splatting SLAM via Sparse Processing
by: Huang, Xiaotong, et al.
Published: (2025)

Mozart: Modularized and Efficient MoE Training on 3.5D Wafer-Scale Chiplet Architectures
by: Luo, Shuqing, et al.
Published: (2026)

MFIT: Multi-Fidelity Thermal Modeling for 2.5D and 3D Multi-Chiplet Architectures
by: Pfromm, Lukas, et al.
Published: (2024)

Workload-Aware Early-Stage Power Delivery Network Optimization via Architectural Power Traces
by: Hayes, Oran, et al.
Published: (2026)

NDPage: Efficient Address Translation for Near-Data Processing Architectures via Tailored Page Table
by: Jiang, Qingcai, et al.
Published: (2025)