A real-time demonstrator of track reconstruction with FPGAs at LHCb

Fuente: arXiv
Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Terzuoli, Francesco, Baldini, Wander, Bassi, Giovanni, Contu, Andrea, Fantechi, Riccardo, Kotriakhova, Sofia, Lazzari, Federico, Morello, Michael Joseph, Punzi, Giovanni, Tuci, Giulia
Format: Preprint
Veröffentlicht: 2026
Schlagworte:
Online-Zugang:
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
_version_ 1866910189289996288
author Terzuoli, Francesco
Baldini, Wander
Bassi, Giovanni
Contu, Andrea
Fantechi, Riccardo
Kotriakhova, Sofia
Lazzari, Federico
Morello, Michael Joseph
Punzi, Giovanni
Tuci, Giulia
author_facet Terzuoli, Francesco
Baldini, Wander
Bassi, Giovanni
Contu, Andrea
Fantechi, Riccardo
Kotriakhova, Sofia
Lazzari, Federico
Morello, Michael Joseph
Punzi, Giovanni
Tuci, Giulia
contents The upgraded LHCb detector has started its Run 3 of data taking in 2022, with a completely overhauled DAQ system, reading out and processing the full detector data at every LHC bunch crossing (30 MHz average rate). At the same time, an intense R&D activity is taking place, with the aim of further improving the real-time data processing performance of LHCb, in view of "Upgrade II", where luminosity will be increased. In this work, we describe the experience gained with a prototype device for a 30 MHz real-time tracking in the LHCb VELO detector, implemented in state-of-art PCIe-hosted FPGA cards interconnected by fast optical links. The system has been processing live LHCb data opportunistically during physics data taking, thanks to a dedicated TestBed facility fed by the experiment monitoring system. We describe, amongst other things, the system used to organise and optimise the high-speed distribution of data to the components, and the synchronisation with the most updated alignment constants to be used in track reconstruction.
format Preprint
id arxiv_https___arxiv_org_abs_2605_02753
institution arXiv
publishDate 2026
record_format arxiv
spellingShingle A real-time demonstrator of track reconstruction with FPGAs at LHCb
Terzuoli, Francesco
Baldini, Wander
Bassi, Giovanni
Contu, Andrea
Fantechi, Riccardo
Kotriakhova, Sofia
Lazzari, Federico
Morello, Michael Joseph
Punzi, Giovanni
Tuci, Giulia
Instrumentation and Detectors
The upgraded LHCb detector has started its Run 3 of data taking in 2022, with a completely overhauled DAQ system, reading out and processing the full detector data at every LHC bunch crossing (30 MHz average rate). At the same time, an intense R&D activity is taking place, with the aim of further improving the real-time data processing performance of LHCb, in view of "Upgrade II", where luminosity will be increased. In this work, we describe the experience gained with a prototype device for a 30 MHz real-time tracking in the LHCb VELO detector, implemented in state-of-art PCIe-hosted FPGA cards interconnected by fast optical links. The system has been processing live LHCb data opportunistically during physics data taking, thanks to a dedicated TestBed facility fed by the experiment monitoring system. We describe, amongst other things, the system used to organise and optimise the high-speed distribution of data to the components, and the synchronisation with the most updated alignment constants to be used in track reconstruction.
title A real-time demonstrator of track reconstruction with FPGAs at LHCb
topic Instrumentation and Detectors
url https://arxiv.org/abs/2605.02753