Cover Image

LIPPEN: A Lightweight In-Place Pointer Encryption Architecture for Pointer Integrity

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Iravani, Erfan, Peri, Lalit Prasad, Ismail, Mohannad, Siddalingaradhya, Charitha Tumkur, Min, Changwoo, Kavun, Elif Bilge, Xiong, Wenjie
Format:	Preprint
Published:	2026
Subjects:	Cryptography and Security Hardware Architecture F.2.2, I.2.7
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Multi-Metric Algorithmic Complexity: Beyond Asymptotic Analysis
by: Kavun, Sergii
Published: (2025)

SR-NCL: an Area-/Energy-Efficient Resilient NCL Architecture Based on Selective Redundancy
by: Ziad, Hasnain A., et al.
Published: (2025)

Pedagogy of Teaching Pointers in the C Programming Language using Graph Transformations
by: Donyina, Adwoa, et al.
Published: (2025)

PAPN: Proximity Attention Encoder and Pointer Network Decoder for Parcel Pickup Route Prediction
by: Denis, Hansi, et al.
Published: (2025)

On Approximate 8-bit Floating-Point Operations Using Integer Operations
by: Lindberg, Theodor, et al.
Published: (2024)

Pointer: An Energy-Efficient ReRAM-based Point Cloud Recognition Accelerator with Inter-layer and Intra-layer Optimizations
by: Zhang, Qijun, et al.
Published: (2024)

Global Optimizations & Lightweight Dynamic Logic for Concurrency
by: Pati, Suchita, et al.
Published: (2024)

ALL-MASK: A Reconfigurable Logic Locking Method for Multicore Architecture with Sequential-Instruction-Oriented Key
by: Wang, Jianfeng, et al.
Published: (2022)

Streamlining SIMD ISA Extensions with Takum Arithmetic: A Case Study on Intel AVX10.2
by: Hunhold, Laslo
Published: (2025)

Static Communication Analysis for Hardware Design
by: Rosendahl, Mads, et al.
Published: (2025)

Accelerating OTA Circuit Design: Transistor Sizing Based on a Transformer Model and Precomputed Lookup Tables
by: Ghosh, Subhadip, et al.
Published: (2025)

SparseZipper: Enhancing Matrix Extensions to Accelerate SpGEMM on CPUs
by: Ta, Tuan, et al.
Published: (2025)

SpChar: Characterizing the Sparse Puzzle via Decision Trees
by: Sgherzi, Francesco, et al.
Published: (2023)

Pipeline Automation Framework for Reusable High-throughput Network Applications on FPGA
by: Bruant, Jean, et al.
Published: (2026)

DARE: An Irregularity-Tolerant Matrix Processing Unit with a Densifying ISA and Filtered Runahead Execution
by: Yang, Xin, et al.
Published: (2025)

Design and Implementation of a Takum Arithmetic Hardware Codec
by: Hunhold, Laslo
Published: (2024)

Clover: A Neural-Symbolic Agentic Harness with Stochastic Tree-of-Thoughts for Verified RTL Repair
by: Luo, Zizhang, et al.
Published: (2026)

Integer Representations in IEEE 754, Posit, and Takum Arithmetics
by: Hunhold, Laslo
Published: (2024)

ArchAgent: Agentic AI-driven Computer Architecture Discovery
by: Gupta, Raghav, et al.
Published: (2026)

Autonomous Underwater Cognitive System for Adaptive Navigation: A SLAM-Integrated Cognitive Architecture
by: Jayarathne, K. A. I. N, et al.
Published: (2025)

A Multi-Agent Generative AI Framework for IC Module-Level Verification Automation
by: Liu, Wenbo, et al.
Published: (2025)

R3A: Reliable RTL Repair Framework with Multi-Agent Fault Localization and Stochastic Tree-of-Thoughts Patch Generation
by: Luo, Zizhang, et al.
Published: (2025)

Theory: Multidimensional Space of Events
by: Kavun, Sergii
Published: (2025)

Exploring LLM-based Verilog Code Generation with Data-Efficient Fine-Tuning and Testbench Automation
by: Chen, Mu-Chi, et al.
Published: (2026)

Precise Reasoning About Container-Internal Pointers with Logical Pinning
by: Guan, Yawen, et al.
Published: (2025)

FREESS: An Educational Simulator of a RISC-V-Inspired Superscalar Processor Based on Tomasulo's Algorithm
by: Giorgi, Roberto
Published: (2025)

Approximate Logic Synthesis Using BLASYS
by: Ma, Jingxiao, et al.
Published: (2025)

SynapticCore-X: A Modular Neural Processing Architecture for Low-Cost FPGA Acceleration
by: Parameshwara, Arya
Published: (2025)

EStacker: Explaining Battery-Less IoT System Performance with Energy Stacks
by: Liedtke, Lukas, et al.
Published: (2025)

Comprehensive Formal Verification of Observational Correctness for the CHERIoT-Ibex Processor
by: Ploix, Louis-Emile, et al.
Published: (2025)

A Flower-Inspired Solution for Computer Memory Wear-Leveling
by: Shen, Elizabeth, et al.
Published: (2025)

Schemato -- An LLM for Netlist-to-Schematic Conversion
by: Matsuo, Ryoga, et al.
Published: (2024)

Towards Automated Verification of Logarithmic Arithmetic
by: Arnold, Mark G., et al.
Published: (2024)

SiliconMind-V1: Multi-Agent Distillation and Debug-Reasoning Workflows for Verilog Code Generation
by: Chen, Mu-Chi, et al.
Published: (2026)

iMIV: in-Memory Integrity Verification for NVM
by: Jain, Rajat, et al.
Published: (2024)

TokenStack: A Heterogeneous HBM-PIM Architecture and Runtime for Efficient LLM Inference
by: Li, Zhuoran, et al.
Published: (2026)

Differentiable Logic Synthesis: Spectral Coefficient Selection via Sinkhorn-Constrained Composition
by: Pavlov, Gorgi
Published: (2026)

Design and implementation of a synchronous Hardware Performance Monitor for a RISC-V space-oriented processor
by: Arribas, Miguel Jiménez, et al.
Published: (2024)

Hybrid activation functions for deep neural networks: S3 and S4 -- a novel approach to gradient flow optimization
by: Kavun, Sergii
Published: (2025)

Memristor-Based Lightweight Encryption
by: Siddiqi, Muhammad Ali, et al.
Published: (2024)