Image de couverture de livre

täkōFormal: Enabling Robust Software for Programmable Memory Hierarchies (Extended Version)

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Srinivasan, Pranav, Kapritsos, Manos, Manerkar, Yatin A.
Format:	Preprint
Publié:	2026
Sujets:	Hardware Architecture Logic in Computer Science
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Transaction Level Hierarchy Guided and Functional Coverage Driven Deductive Formal Verification
par: Strauch, Tobias
Publié: (2025)

Formal that "Floats" High: Formal Verification of Floating Point Arithmetic
par: Mohanty, Hansa, et autres
Publié: (2025)

Four Formal Models of IEEE 1394 Link Layer
par: Garavel, Hubert, et autres
Publié: (2024)

From Language to Logic: Bridging LLMs & Formal Representations for RTL Assertion Generation
par: Mashnoor, Nowfel, et autres
Publié: (2026)

Certificate-Aware Property-Directed Reachability
par: Ferdowsi, Arman, et autres
Publié: (2026)

Efficiently Synthesizing Lowest Cost Rewrite Rules for Instruction Selection
par: Daly, Ross, et autres
Publié: (2024)

SemPat: Using Hyperproperty-based Semantic Analysis to Generate Microarchitectural Attack Patterns
par: Godbole, Adwait, et autres
Publié: (2024)

Towards Automated Verification of Logarithmic Arithmetic
par: Arnold, Mark G., et autres
Publié: (2024)

AxOSyn: An Open-source Framework for Synthesizing Novel Approximate Arithmetic Operators
par: Sahoo, Siva Satyendra, et autres
Publié: (2025)

Generative Logic: A New Computer Architecture for Deterministic Reasoning and Knowledge Generation
par: Sergeev, Nikolai
Publié: (2025)

AssertCoder: LLM-Based Assertion Generation via Multimodal Specification Extraction
par: Tian, Enyuan, et autres
Publié: (2025)

TIUP: Effective Processor Verification with Tautology-Induced Universal Properties
par: Li, Yufeng, et autres
Publié: (2024)

Design for Trust utilizing Rareness Reduction
par: Jayasena, Aruna, et autres
Publié: (2023)

Hard Math -- Easy UVM: Pragmatic solutions for verifying hardware algorithms using UVM
par: Litterick, Mark, et autres
Publié: (2024)

Linear Decomposition of the Majority Boolean Function using the Ones on Smaller Variables
par: Chattopadhyay, Anupam, et autres
Publié: (2025)

NL2GDS: LLM-aided interface for Open Source Chip Design
par: Eland, Max, et autres
Publié: (2026)

Efficient Solving for Dynamic Data Structure Constraint Satisfaction Problem
par: Li, Nanbing, et autres
Publié: (2026)

Ternary Memristive Logic: Hardware for Reasoning Realized via Domain Algebra
par: Li, Chao
Publié: (2026)

NeuroFlex: Column-Exact ANN-SNN Co-Execution Accelerator with Cost-Guided Scheduling
par: Manjunath, Varun, et autres
Publié: (2025)

Tensor Memory Engine: On-the-fly Data Reorganization for Ideal Locality
par: Hoornaert, Denis, et autres
Publié: (2026)

Multiport Support for Vortex OpenGPU Memory Hierarchy
par: Shin, Injae, et autres
Publié: (2025)

Unconventional Universal Computation in Babbage's Analytical Engine
par: Rojas, Raul
Publié: (2024)

Accelerating Triangle Counting with Real Processing-in-Memory Systems
par: Asquini, Lorenzo, et autres
Publié: (2025)

PIMDAL: Mitigating the Memory Bottleneck in Data Analytics using a Real Processing-in-Memory System
par: Frouzakis, Manos, et autres
Publié: (2025)

On the Thermal Vulnerability of 3D-Stacked High-Bandwidth Memory Architectures
par: Elahi, Mehdi, et autres
Publié: (2025)

PIUMA: Programmable Integrated Unified Memory Architecture
par: Aananthakrishnan, Sriram, et autres
Publié: (2020)

Five-Minute Rule 40 Years Later: A First-Principles Revisit for Modern Memory Hierarchy
par: Zhang, Tong, et autres
Publié: (2025)

Scalable and RISC-V Programmable Near-Memory Computing Architectures for Edge Nodes
par: Caon, Michele, et autres
Publié: (2024)

RTeAAL Sim: Using Tensor Algebra to Represent and Accelerate RTL Simulation (Extended Version)
par: Zhu, Yan, et autres
Publié: (2026)

Eliminating the Hidden Cost of Zone Management in ZNS SSDs
par: Bagashvili, Teona, et autres
Publié: (2025)

Securing Cryptographic Software via Typed Assembly Language (Extended Version)
par: Song, Shixin, et autres
Publié: (2025)

PAM: Processing Across Memory Hierarchy for Efficient KV-centric LLM Serving System
par: Liu, Lian, et autres
Publié: (2026)

Hardware-Software Co-Design for Accelerating Transformer Inference Leveraging Compute-in-Memory
par: Kim, Dong Eun, et autres
Publié: (2025)

NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
par: Zhou, Zhe, et autres
Publié: (2024)

Apparate: Evading Memory Hierarchy with GodSpeed Wireless-on-Chip
par: GS, Nitesh Narayana, et autres
Publié: (2024)

HERMES: High-Performance RISC-V Memory Hierarchy for ML Workloads
par: Suryadevara, Pranav
Publié: (2025)

Enabling Efficient Transaction Processing on CXL-Based Memory Sharing
par: Wang, Zhao, et autres
Publié: (2025)

aLEAKator: HDL Mixed-Domain Simulation for Masked Hardware \& Software Formal Verification
par: Amiot, Noé, et autres
Publié: (2025)

Theodosian: A Deep Dive into Memory-Hierarchy-Centric FHE Acceleration
par: Choi, Wonseok, et autres
Publié: (2025)

A Configurable and Efficient Memory Hierarchy for Neural Network Hardware Accelerator
par: Bause, Oliver, et autres
Publié: (2024)