Imagen de Portada

Ultra Low-Power SDM-based Circuit-Switching for Networks-on-Chip

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Zaeemi, Meysam, Modarressi, Mehdi
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

AxLLM: accelerator architecture for large language models with computation reuse capability
por: Ahadi, Soroush, et al.
Publicado: (2025)

FEATHER: A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching
por: Tong, Jianming, et al.
Publicado: (2024)

CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design
por: Fang, Wenji, et al.
Publicado: (2025)

Distributed Inference with Minimal Off-Chip Traffic for Transformers on Low-Power MCUs
por: Bochem, Severin, et al.
Publicado: (2024)

Design and Performance Analysis of an Ultra-Low Power Integrate-and-Fire Neuron Circuit Using Nanoscale Side-contacted Field Effect Diode Technology
por: Motaman, Seyedmohamadjavad, et al.
Publicado: (2024)

SRAM-PG: Power Delivery Network Benchmarks from SRAM Circuits
por: Shen, Shan, et al.
Publicado: (2024)

A Customized Memory-aware Architecture for Biological Sequence Alignment
por: Akbari, Nasrin, et al.
Publicado: (2025)

Enhanced Hybrid Temporal Computing Using Deterministic Summations for Ultra-Low-Power Accelerators
por: Sachdeva, Sachin, et al.
Publicado: (2025)

Algorithm-Driven On-Chip Integration for High Density and Low Cost
por: Kim, Jeongeun, et al.
Publicado: (2025)

Shavette: Low Power Neural Network Acceleration via Algorithm-level Error Detection and Undervolting
por: Rinkinen, Mikael, et al.
Publicado: (2024)

LinkBo: An Adaptive Single-Wire, Low-Latency, and Fault-Tolerant Communications Interface for Variable-Distance Chip-to-Chip Systems
por: Ye, Bochen, et al.
Publicado: (2025)

Sequential Printed MLP Circuits for Super TinyML Multi-Sensory Applications
por: Saglam, Gurol, et al.
Publicado: (2024)

PELS: A Lightweight and Flexible Peripheral Event Linking System for Ultra-Low Power IoT Processors
por: Ottaviano, Alessandro, et al.
Publicado: (2023)

Benchmarking Ultra-Low-Power $μ$NPUs
por: Millar, Josh, et al.
Publicado: (2025)

X-HEEP: An Open-Source, Configurable and Extendible RISC-V Microcontroller for the Exploration of Ultra-Low-Power Edge Accelerators
por: Machetti, Simone, et al.
Publicado: (2024)

SPAC: Automating FPGA-based Network Switches with Protocol Adaptive Customization
por: Li, Guoyu, et al.
Publicado: (2026)

Optimizing and Exploring System Performance in Compact Processing-in-Memory-based Chips
por: Chen, Peilin, et al.
Publicado: (2025)

ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation
por: Ottaviano, Alessandro, et al.
Publicado: (2023)

On the Excitability of Ultra-Low-Power CMOS Analog Spiking Neurons
por: Van Brandt, Léopold, et al.
Publicado: (2025)

Chiplet-Gym: Optimizing Chiplet-based AI Accelerator Design with Reinforcement Learning
por: Mishty, Kaniz, et al.
Publicado: (2024)

SiTe CiM: Signed Ternary Computing-in-Memory for Ultra-Low Precision Deep Neural Networks
por: Thakuria, Niharika, et al.
Publicado: (2024)

A Logic-Reuse Approach to Nibble-based Multiplier Design for Low Power Vector Computing
por: Chowdhury, Md Rownak Hossain, et al.
Publicado: (2026)

Towards Efficient LUT-based PIM: A Scalable and Low-Power Approach for Modern Workloads
por: Khabbazan, Bahareh, et al.
Publicado: (2025)

A Switch-Centric In-Network Architecture for Accelerating LLM Inference in Shared-Memory Network
por: Jiang, Aojie, et al.
Publicado: (2026)

Large Processor Chip Model
por: Chang, Kaiyan, et al.
Publicado: (2025)

ChipMind: Retrieval-Augmented Reasoning for Long-Context Circuit Design Specifications
por: Xing, Changwen, et al.
Publicado: (2025)

A Review of SRAM-based Compute-in-Memory Circuits
por: Yoshioka, Kentaro, et al.
Publicado: (2024)

Evaluating LLM-based Workflows for Switched-Mode Power Supply Design
por: Nau, Simon, et al.
Publicado: (2025)

Signal Prediction for Digital Circuits by Sigmoidal Approximations using Neural Networks
por: Salzmann, Josef, et al.
Publicado: (2024)

WIP: Turning Fake Chips into Learning Opportunities
por: Mehraban, Haniye, et al.
Publicado: (2025)

Python-based DSL for generating Verilog model of Synchronous Digital Circuits
por: Datar, Mandar, et al.
Publicado: (2024)

iThermTroj: Exploiting Intermittent Thermal Trojans in Multi-Processor System-on-Chips
por: Elahi, Mehdi, et al.
Publicado: (2025)

NeuroBlend: Towards Low-Power yet Accurate Neural Network-Based Inference Engine Blending Binary and Fixed-Point Convolutions
por: Fayyazi, Arash, et al.
Publicado: (2023)

Resilient and Secure Programmable System-on-Chip Accelerator Offload
por: Gouveia, Inês Pinto, et al.
Publicado: (2024)

In-place Switch: Reprogramming based SLC Cache Design for Hybrid 3D SSDs
por: Yang, Xufeng, et al.
Publicado: (2024)

A Compact, Low Power Transprecision ALU for Smart Edge Devices
por: Dube, Ayushi, et al.
Publicado: (2025)

Variability-Aware Noise-Induced Dynamic Instability of Ultra-Low-Voltage SRAM Bitcells
por: Van Brandt, Léopold, et al.
Publicado: (2024)

Switch-Less Dragonfly on Wafers: A Scalable Interconnection Architecture based on Wafer-Scale Integration
por: Feng, Yinxiao, et al.
Publicado: (2024)

EONSim: An NPU Simulator for On-Chip Memory and Embedding Vector Operations
por: Choi, Sangun, et al.
Publicado: (2025)

Towards Generalized On-Chip Communication for Programmable Accelerators in Heterogeneous Architectures
por: Zuckerman, Joseph, et al.
Publicado: (2024)