Saved in:
| Main Authors: | Islam, Md Touhidul, Saha, Sujan Kumar, Farahmandi, Farimah, Tehranipoor, Mark |
|---|---|
| Format: | Preprint |
| Published: |
2026
|
| Subjects: | |
| Online Access: | https://arxiv.org/abs/2605.05773 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
ChartZero: Synthetic Priors Enable Zero Shot Chart Data Extraction
by: Islam, Md Touhidul, et al.
Published: (2026)
by: Islam, Md Touhidul, et al.
Published: (2026)
LLM for SoC Security: A Paradigm Shift
by: Saha, Dipayan, et al.
Published: (2023)
by: Saha, Dipayan, et al.
Published: (2023)
DeepV: A Model-Agnostic Retrieval-Augmented Framework for Verilog Code Generation with a High-Quality Knowledge Base
by: Ibnat, Zahin, et al.
Published: (2025)
by: Ibnat, Zahin, et al.
Published: (2025)
LAsset: An LLM-assisted Security Asset Identification Framework for System-on-Chip (SoC) Verification
by: Hasan, Md Ajoad, et al.
Published: (2026)
by: Hasan, Md Ajoad, et al.
Published: (2026)
BugWhisperer: Fine-Tuning LLMs for SoC Hardware Vulnerability Detection
by: Tarek, Shams, et al.
Published: (2025)
by: Tarek, Shams, et al.
Published: (2025)
Assertain: Automated Security Assertion Generation Using Large Language Models
by: Tarek, Shams, et al.
Published: (2026)
by: Tarek, Shams, et al.
Published: (2026)
VerilogDB: The Largest, Highest-Quality Dataset with a Preprocessing Framework for LLM-based RTL Generation
by: Calzada, Paul E., et al.
Published: (2025)
by: Calzada, Paul E., et al.
Published: (2025)
SV-LLM: An Agentic Approach for SoC Security Verification using Large Language Models
by: Saha, Dipayan, et al.
Published: (2025)
by: Saha, Dipayan, et al.
Published: (2025)
Emulation-based System-on-Chip Security Verification: Challenges and Opportunities
by: Rahman, Tanvir, et al.
Published: (2026)
by: Rahman, Tanvir, et al.
Published: (2026)
SVAgent: AI Agent for Hardware Security Verification Assertion
by: Guo, Rui, et al.
Published: (2025)
by: Guo, Rui, et al.
Published: (2025)
ThreatLens: LLM-guided Threat Modeling and Test Plan Generation for Hardware Security Verification
by: Saha, Dipayan, et al.
Published: (2025)
by: Saha, Dipayan, et al.
Published: (2025)
AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models
by: Zhang, Haoyi, et al.
Published: (2024)
by: Zhang, Haoyi, et al.
Published: (2024)
AnalogSeeker: An Open-source Foundation Language Model for Analog Circuit Design
by: Chen, Zihao, et al.
Published: (2025)
by: Chen, Zihao, et al.
Published: (2025)
Finding Interpretable Prompt-Specific Circuits in Language Models
by: Franco, Gabriel, et al.
Published: (2026)
by: Franco, Gabriel, et al.
Published: (2026)
LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuits
by: Chang, Chen-Chia, et al.
Published: (2024)
by: Chang, Chen-Chia, et al.
Published: (2024)
CircuitLM: A Multi-Agent LLM-Aided Design Framework for Generating Circuit Schematics from Natural Language Prompts
by: Hasan, Khandakar Shakib Al, et al.
Published: (2026)
by: Hasan, Khandakar Shakib Al, et al.
Published: (2026)
AI-Assisted Hardware Security Verification: A Survey and AI Accelerator Case Study
by: Hasan, Khan Thamid, et al.
Published: (2026)
by: Hasan, Khan Thamid, et al.
Published: (2026)
LaMAGIC2: Advanced Circuit Formulations for Language Model-Based Analog Topology Generation
by: Chang, Chen-Chia, et al.
Published: (2025)
by: Chang, Chen-Chia, et al.
Published: (2025)
AnalogFed: Federated Discovery of Analog Circuit Topologies with Generative AI
by: Li, Qiufeng, et al.
Published: (2025)
by: Li, Qiufeng, et al.
Published: (2025)
DocEDA: Automated Extraction and Design of Analog Circuits from Documents with Large Language Model
by: Chen, Hong Cai, et al.
Published: (2024)
by: Chen, Hong Cai, et al.
Published: (2024)
AnalogAgent: Self-Improving Analog Circuit Design Automation with LLM Agents
by: Bao, Zhixuan, et al.
Published: (2026)
by: Bao, Zhixuan, et al.
Published: (2026)
LLMs for Analog Circuit Design Continuum (ACDC)
by: Esfandiari, Yasaman, et al.
Published: (2025)
by: Esfandiari, Yasaman, et al.
Published: (2025)
Query Circuits: Explaining How Language Models Answer User Prompts
by: Wu, Tung-Yu, et al.
Published: (2025)
by: Wu, Tung-Yu, et al.
Published: (2025)
AI-Powered Agile Analog Circuit Design and Optimization
by: Hu, Jinhai, et al.
Published: (2025)
by: Hu, Jinhai, et al.
Published: (2025)
BengaliSent140: A Large-Scale Bengali Binary Sentiment Dataset for Hate and Non-Hate Speech Classification
by: Islam, Akif, et al.
Published: (2026)
by: Islam, Akif, et al.
Published: (2026)
Complexity Horizons of Compressed Models in Analog Circuit Analysis
by: Mbonimpa, Pacome Simon
Published: (2026)
by: Mbonimpa, Pacome Simon
Published: (2026)
CIRCUITSYNTH: Leveraging Large Language Models for Circuit Topology Synthesis
by: Vijayaraghavan, Prashanth, et al.
Published: (2024)
by: Vijayaraghavan, Prashanth, et al.
Published: (2024)
A Large Language Model-based Multi-Agent Framework for Analog Circuits' Sizing Relationships Extraction
by: Liu, Chengjie, et al.
Published: (2025)
by: Liu, Chengjie, et al.
Published: (2025)
AutoSizer: Automatic Sizing of Analog and Mixed-Signal Circuits via Large Language Model (LLM) Agents
by: Yu, Xi, et al.
Published: (2026)
by: Yu, Xi, et al.
Published: (2026)
Ophthalmic Biomarker Detection with Parallel Prediction of Transformer and Convolutional Architecture
by: Islam, Md. Touhidul, et al.
Published: (2024)
by: Islam, Md. Touhidul, et al.
Published: (2024)
Supervised Learning for Analog and RF Circuit Design: Benchmarks and Comparative Insights
by: Mehradfar, Asal, et al.
Published: (2025)
by: Mehradfar, Asal, et al.
Published: (2025)
When Everyday Devices Become Weapons: A Closer Look at the Pager and Walkie-talkie Attacks
by: Sarker, Pantha Protim, et al.
Published: (2025)
by: Sarker, Pantha Protim, et al.
Published: (2025)
Distributed Human Identity: AI-Enabled Multi-Existence Through Cognitive Replication and Robotic Embodiments
by: Islam, A S M Touhidul, et al.
Published: (2026)
by: Islam, A S M Touhidul, et al.
Published: (2026)
Sparse Visual Thought Circuits in Vision-Language Models
by: Zhou, Yunpeng
Published: (2026)
by: Zhou, Yunpeng
Published: (2026)
Electronic Circuit Principles of Large Language Models
by: Chen, Qiguang, et al.
Published: (2025)
by: Chen, Qiguang, et al.
Published: (2025)
Toxic HallucinAItions: Perturbing Prompts and Tracing LLM Circuits
by: Shimgekar, Soorya Ram, et al.
Published: (2026)
by: Shimgekar, Soorya Ram, et al.
Published: (2026)
AnalogRetriever: Learning Cross-Modal Representations for Analog Circuit Retrieval
by: Wang, Yihan, et al.
Published: (2026)
by: Wang, Yihan, et al.
Published: (2026)
Circuit Partitioning Using Large Language Models for Quantum Compilation and Simulations
by: Sinha, Pranav, et al.
Published: (2025)
by: Sinha, Pranav, et al.
Published: (2025)
VLM-CAD: VLM-Optimized Collaborative Agent Design Workflow for Analog Circuit Sizing
by: Pan, Guanyuan, et al.
Published: (2026)
by: Pan, Guanyuan, et al.
Published: (2026)
AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design
by: Mehradfar, Asal, et al.
Published: (2024)
by: Mehradfar, Asal, et al.
Published: (2024)
Similar Items
-
ChartZero: Synthetic Priors Enable Zero Shot Chart Data Extraction
by: Islam, Md Touhidul, et al.
Published: (2026) -
LLM for SoC Security: A Paradigm Shift
by: Saha, Dipayan, et al.
Published: (2023) -
DeepV: A Model-Agnostic Retrieval-Augmented Framework for Verilog Code Generation with a High-Quality Knowledge Base
by: Ibnat, Zahin, et al.
Published: (2025) -
LAsset: An LLM-assisted Security Asset Identification Framework for System-on-Chip (SoC) Verification
by: Hasan, Md Ajoad, et al.
Published: (2026) -
BugWhisperer: Fine-Tuning LLMs for SoC Hardware Vulnerability Detection
by: Tarek, Shams, et al.
Published: (2025)