Graph Computation Meets Circuit Algebra: A Task-Aligned Analysis of Graph Neural Networks for Electronic Design Automation
Fuente:
arXiv
Guardado en:
| Autor principal: | Kim, Hyunmog |
|---|---|
| Formato: | Preprint |
| Publicado: |
2026
|
| Materias: | |
| Acceso en línea: | |
| Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares
TransPlace: Transferable Circuit Global Placement via Graph Neural Network
por: Hou, Yunbo, et al.
Publicado: (2025)
por: Hou, Yunbo, et al.
Publicado: (2025)
GNNBuilder: An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization
por: Abi-Karam, Stefan, et al.
Publicado: (2023)
por: Abi-Karam, Stefan, et al.
Publicado: (2023)
GATMesh: Clock Mesh Timing Analysis using Graph Neural Networks
por: Khan, Muhammad Hadir, et al.
Publicado: (2025)
por: Khan, Muhammad Hadir, et al.
Publicado: (2025)
Automated Design and Optimization of Distributed Filtering Circuits via Reinforcement Learning
por: Gao, Peng, et al.
Publicado: (2024)
por: Gao, Peng, et al.
Publicado: (2024)
When In-memory Computing Meets Spiking Neural Networks -- A Perspective on Device-Circuit-System-and-Algorithm Co-design
por: Moitra, Abhishek, et al.
Publicado: (2024)
por: Moitra, Abhishek, et al.
Publicado: (2024)
Report for NSF Workshop on AI for Electronic Design Automation
por: Chen, Deming, et al.
Publicado: (2026)
por: Chen, Deming, et al.
Publicado: (2026)
AMPLE: Event-Driven Accelerator for Mixed-Precision Inference of Graph Neural Networks
por: Gimenes, Pedro, et al.
Publicado: (2025)
por: Gimenes, Pedro, et al.
Publicado: (2025)
GraNNite: Enabling High-Performance Execution of Graph Neural Networks on Resource-Constrained Neural Processing Units
por: Das, Arghadip, et al.
Publicado: (2025)
por: Das, Arghadip, et al.
Publicado: (2025)
Causal AI For AMS Circuit Design: Interpretable Parameter Effects Analysis
por: Hussain, Mohyeu, et al.
Publicado: (2026)
por: Hussain, Mohyeu, et al.
Publicado: (2026)
Unsupervised Graph Neural Network Framework for Balanced Multipatterning in Advanced Electronic Design Automation Layouts
por: Helaly, Abdelrahman, et al.
Publicado: (2025)
por: Helaly, Abdelrahman, et al.
Publicado: (2025)
Cross-Modality Program Representation Learning for Electronic Design Automation with High-Level Synthesis
por: Qin, Zongyue, et al.
Publicado: (2024)
por: Qin, Zongyue, et al.
Publicado: (2024)
Automated and Holistic Co-design of Neural Networks and ASICs for Enabling In-Pixel Intelligence
por: Kharel, Shubha R., et al.
Publicado: (2024)
por: Kharel, Shubha R., et al.
Publicado: (2024)
NeuralMatrix: Compute the Entire Neural Networks with Linear Matrix Operations for Efficient Inference
por: Sun, Ruiqi, et al.
Publicado: (2023)
por: Sun, Ruiqi, et al.
Publicado: (2023)
Revolutionizing TCAD Simulations with Universal Device Encoding and Graph Attention Networks
por: Fan, Guangxi, et al.
Publicado: (2023)
por: Fan, Guangxi, et al.
Publicado: (2023)
Supervised Learning for Analog and RF Circuit Design: Benchmarks and Comparative Insights
por: Mehradfar, Asal, et al.
Publicado: (2025)
por: Mehradfar, Asal, et al.
Publicado: (2025)
AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design
por: Mehradfar, Asal, et al.
Publicado: (2024)
por: Mehradfar, Asal, et al.
Publicado: (2024)
Graph Neural Networks Based Analog Circuit Link Prediction
por: Pan, Guanyuan, et al.
Publicado: (2025)
por: Pan, Guanyuan, et al.
Publicado: (2025)
ChipExpert: The Open-Source Integrated-Circuit-Design-Specific Large Language Model
por: Xu, Ning, et al.
Publicado: (2024)
por: Xu, Ning, et al.
Publicado: (2024)
MCU-MixQ: A HW/SW Co-optimized Mixed-precision Neural Network Design Framework for MCUs
por: Gong, Junfeng, et al.
Publicado: (2024)
por: Gong, Junfeng, et al.
Publicado: (2024)
Large Language Models (LLMs) for Electronic Design Automation (EDA)
por: Xu, Kangwei, et al.
Publicado: (2025)
por: Xu, Kangwei, et al.
Publicado: (2025)
The Graph's Apprentice: Teaching an LLM Low Level Knowledge for Circuit Quality Estimation
por: Moravej, Reza, et al.
Publicado: (2024)
por: Moravej, Reza, et al.
Publicado: (2024)
MATADOR: Automated System-on-Chip Tsetlin Machine Design Generation for Edge Applications
por: Rahman, Tousif, et al.
Publicado: (2024)
por: Rahman, Tousif, et al.
Publicado: (2024)
GTAC: A Generative Transformer for Approximate Circuits
por: Wang, Jingxin, et al.
Publicado: (2025)
por: Wang, Jingxin, et al.
Publicado: (2025)
Boolean-aware Boolean Circuit Classification: A Comprehensive Study on Graph Neural Network
por: Ni, Liwei, et al.
Publicado: (2024)
por: Ni, Liwei, et al.
Publicado: (2024)
BoolGebra: Attributed Graph-learning for Boolean Algebraic Manipulation
por: Li, Yingjie, et al.
Publicado: (2024)
por: Li, Yingjie, et al.
Publicado: (2024)
HDReason: Algorithm-Hardware Codesign for Hyperdimensional Knowledge Graph Reasoning
por: Chen, Hanning, et al.
Publicado: (2024)
por: Chen, Hanning, et al.
Publicado: (2024)
FuncGNN: Learning Functional Semantics of Logic Circuits with Graph Neural Networks
por: Zhao, Qiyun
Publicado: (2025)
por: Zhao, Qiyun
Publicado: (2025)
NeuroSim V1.5: Improved Software Backbone for Benchmarking Compute-in-Memory Accelerators with Device and Circuit-level Non-idealities
por: Read, James, et al.
Publicado: (2025)
por: Read, James, et al.
Publicado: (2025)
Design Rules for Extreme-Edge Scientific Computing on AI Engines
por: Ma, Zhenghua, et al.
Publicado: (2026)
por: Ma, Zhenghua, et al.
Publicado: (2026)
Chiplet Placement Order Exploration Based on Learning to Rank with Graph Representation
por: Deng, Zhihui, et al.
Publicado: (2024)
por: Deng, Zhihui, et al.
Publicado: (2024)
vTrain: A Simulation Framework for Evaluating Cost-effective and Compute-optimal Large Language Model Training
por: Bang, Jehyeon, et al.
Publicado: (2023)
por: Bang, Jehyeon, et al.
Publicado: (2023)
On-Sensor Convolutional Neural Networks with Early-Exits
por: Shalby, Hazem Hesham Yousef, et al.
Publicado: (2025)
por: Shalby, Hazem Hesham Yousef, et al.
Publicado: (2025)
KirchhoffNet: A Scalable Ultra Fast Analog Neural Network
por: Gao, Zhengqi, et al.
Publicado: (2023)
por: Gao, Zhengqi, et al.
Publicado: (2023)
Column-wise Quantization of Weights and Partial Sums for Accurate and Efficient Compute-In-Memory Accelerators
por: Kim, Jiyoon, et al.
Publicado: (2025)
por: Kim, Jiyoon, et al.
Publicado: (2025)
Neural Network Quantization for Microcontrollers: A Comprehensive Survey of Methods, Platforms, and Applications
por: Abushahla, Hamza A., et al.
Publicado: (2025)
por: Abushahla, Hamza A., et al.
Publicado: (2025)
Hybrid JIT-CUDA Graph Optimization for Low-Latency Large Language Model Inference
por: Yadav, Divakar Kumar, et al.
Publicado: (2026)
por: Yadav, Divakar Kumar, et al.
Publicado: (2026)
Retrieval-Guided Reinforcement Learning for Boolean Circuit Minimization
por: Chowdhury, Animesh Basak, et al.
Publicado: (2024)
por: Chowdhury, Animesh Basak, et al.
Publicado: (2024)
RESQ: A Unified Framework for REliability- and Security Enhancement of Quantized Deep Neural Networks
por: Mohammadi, Ali Soltan, et al.
Publicado: (2026)
por: Mohammadi, Ali Soltan, et al.
Publicado: (2026)
On-Chip Hardware-Aware Quantization for Mixed Precision Neural Networks
por: Huang, Wei, et al.
Publicado: (2023)
por: Huang, Wei, et al.
Publicado: (2023)
MEMHD: Memory-Efficient Multi-Centroid Hyperdimensional Computing for Fully-Utilized In-Memory Computing Architectures
por: Kang, Do Yeong, et al.
Publicado: (2025)
por: Kang, Do Yeong, et al.
Publicado: (2025)
Ejemplares similares
-
TransPlace: Transferable Circuit Global Placement via Graph Neural Network
por: Hou, Yunbo, et al.
Publicado: (2025) -
GNNBuilder: An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization
por: Abi-Karam, Stefan, et al.
Publicado: (2023) -
GATMesh: Clock Mesh Timing Analysis using Graph Neural Networks
por: Khan, Muhammad Hadir, et al.
Publicado: (2025) -
Automated Design and Optimization of Distributed Filtering Circuits via Reinforcement Learning
por: Gao, Peng, et al.
Publicado: (2024) -
When In-memory Computing Meets Spiking Neural Networks -- A Perspective on Device-Circuit-System-and-Algorithm Co-design
por: Moitra, Abhishek, et al.
Publicado: (2024)