Copertina

RFAmpDesigner: A Self-Evolving Multi-Agent LLM Framework for Automated Radio Frequency Amplifier Design

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Lu, Hang, Li, Guochang, Chen, Qianyu, Gao, Huiyan, Wang, Shaogang, He, Xuanyu, Liu, Yiwei, Chen, Gaopeng, Li, Nayu, Qi, Xiaokang, Song, Chunyi, Xu, Zhiwei
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

GR-Evolve: Design-Adaptive Global Routing via LLM-Driven Algorithm Evolution
di: Jafri, Taizun, et al.
Pubblicazione: (2026)

Using GUI Agent for Electronic Design Automation
di: Li, Chunyi, et al.
Pubblicazione: (2025)

LIMCA: LLM for Automating Analog In-Memory Computing Architecture Design Exploration
di: Vungarala, Deepak, et al.
Pubblicazione: (2025)

AutoRAC: Automated Processing-in-Memory Accelerator Design for Recommender Systems
di: Cheng, Feng, et al.
Pubblicazione: (2025)

Shift-Left Techniques in Electronic Design Automation: A Survey
di: Wu, Xinyue, et al.
Pubblicazione: (2025)

QiMeng-CPU-v2: Automated Superscalar Processor Design by Learning Data Dependencies
di: Cheng, Shuyao, et al.
Pubblicazione: (2025)

AGON: Automated Design Framework for Customizing Processors from ISA Documents
di: Li, Chongxiao, et al.
Pubblicazione: (2024)

OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation
di: Liu, Shang, et al.
Pubblicazione: (2025)

ChatHLS: Towards Systematic Design Automation and Optimization for High-Level Synthesis
di: Li, Runkai, et al.
Pubblicazione: (2025)

Think with Self-Decoupling and Self-Verification: Automated RTL Design with Backtrack-ToT
di: Chao, Zhiteng, et al.
Pubblicazione: (2025)

SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model
di: Li, Mengming, et al.
Pubblicazione: (2024)

AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
di: Yan, Zhiyuan, et al.
Pubblicazione: (2024)

White-Box Reasoning: Synergizing LLM Strategy and gm/Id Data for Automated Analog Circuit Design
di: Chen, Jianqiu, et al.
Pubblicazione: (2025)

AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs
di: Fang, Wenji, et al.
Pubblicazione: (2024)

Harmonia: Algorithm-Hardware Co-Design for Memory- and Compute-Efficient BFP-based LLM Inference
di: Wang, Xinyu, et al.
Pubblicazione: (2026)

Decade-Bandwidth RF-Input Pseudo-Doherty Load Modulated Balanced Amplifier using Signal-Flow-Based Phase Alignment Design
di: Gong, Pingzhu, et al.
Pubblicazione: (2024)

FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification
di: Wan, Gwok-Waa, et al.
Pubblicazione: (2025)

Co-Designing Graph-based Approximate Nearest Neighbor Search at Billion Scale for Processing-in-Memory
di: Chen, Sitian, et al.
Pubblicazione: (2026)

Hermes: A Unified High-Performance NTT Architecture with Hybrid Dataflow
di: Gu, Hang, et al.
Pubblicazione: (2026)

FIFOAdvisor: A DSE Framework for Automated FIFO Sizing of High-Level Synthesis Designs
di: Abi-Karam, Stefan, et al.
Pubblicazione: (2025)

AxMED: Formal Analysis and Automated Design of Approximate Median Filters using BDDs
di: Mrazek, Vojtech, et al.
Pubblicazione: (2025)

SCREME: A Scalable Framework for Resilient Memory Design
di: Li, Fan, et al.
Pubblicazione: (2025)

From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design
di: Fu, Weimin, et al.
Pubblicazione: (2026)

Trimma: Trimming Metadata Storage and Latency for Hybrid Memory Systems
di: Li, Yiwei, et al.
Pubblicazione: (2024)

LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation
di: Zhong, Ruizhe, et al.
Pubblicazione: (2023)

Blink: Fast Automated Design of Run-Time Power Monitors on FPGA-Based Computing Platforms
di: Galimberti, Andrea, et al.
Pubblicazione: (2024)

RealProbe: An Automated and Lightweight Performance Profiler for In-FPGA Execution of High-Level Synthesis Designs
di: Kim, Jiho, et al.
Pubblicazione: (2025)

Oobleck: Low-Compromise Design for Fault Tolerant Accelerators
di: Wilks, Guy, et al.
Pubblicazione: (2025)

Reimagining Memory Access for LLM Inference: Compression-Aware Memory Controller Design
di: Xie, Rui, et al.
Pubblicazione: (2025)

ADOR: A Design Exploration Framework for LLM Serving with Enhanced Latency and Throughput
di: Kim, Junsoo, et al.
Pubblicazione: (2025)

GSIM: Accelerating RTL Simulation for Large-Scale Designs
di: Chen, Lu, et al.
Pubblicazione: (2025)

ChipLight: Cross-Layer Optimization of Chiplet Design with Optical Interconnects for LLM Training
di: Bai, Kangbo, et al.
Pubblicazione: (2026)

SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design
di: Alvanaki, Elisavet Lydia, et al.
Pubblicazione: (2025)

QiMeng: Fully Automated Hardware and Software Design for Processor Chip
di: Zhang, Rui, et al.
Pubblicazione: (2025)

DRC-Coder: Automated DRC Checker Code Generation Using LLM Autonomous Agent
di: Chang, Chen-Chia, et al.
Pubblicazione: (2024)

AnalogMaster: Large Language Model-based Automated Analog IC Design Framework from Image to Layout
di: Qin, Xian Rong, et al.
Pubblicazione: (2026)

Transimpedance Amplifier with Automatic Gain Control Based on Memristors for Optical Signal Acquisition
di: Hodisan, Sariel, et al.
Pubblicazione: (2024)

Tasa: Thermal-aware 3D-Stacked Architecture Design with Bandwidth Sharing for LLM Inference
di: He, Siyuan, et al.
Pubblicazione: (2025)

LayoutCopilot: An LLM-powered Multi-agent Collaborative Framework for Interactive Analog Layout Design
di: Liu, Bingyang, et al.
Pubblicazione: (2024)

Theseus: Exploring Efficient Wafer-Scale Chip Design for Large Language Models
di: Zhu, Jingchen, et al.
Pubblicazione: (2024)