LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges

Documenti analoghi

• LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
  di: Wang, Zeng, et al.
  Pubblicazione: (2024)
• RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation
  di: Mankali, Lakshmi Likhitha, et al.
  Pubblicazione: (2024)
• VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination
  di: Wang, Zeng, et al.
  Pubblicazione: (2025)
• VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding
  di: Wang, Zeng, et al.
  Pubblicazione: (2025)
• TroLLoc: Logic Locking and Layout Hardening for IC Security Closure against Hardware Trojans
  di: Wang, Fangzhou, et al.
  Pubblicazione: (2024)