Cover Image

ChipMATE: Multi-Agent Training via Reinforcement Learning for Enhanced RTL Generation

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Yu, Zhongkai, Lin, Yichen, Zhou, Chenyang, Zhang, Yuwei, Zhou, Kun, Cui, Junxia, Ye, Haotian, Hu, Zhengding, Pan, Zaifeng, Wang, Ruiyi, Zhao, Yujie, Zhang, Hejia, Shang, Jingbo, Zhao, Jishen, Ding, Yufei
Format:	Preprint
Published:	2026
Subjects:	Multiagent Systems Artificial Intelligence Hardware Architecture Machine Learning
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
by: Yu, Zhongkai, et al.
Published: (2026)

Multi-Agent Memory from a Computer Architecture Perspective: Visions and Challenges Ahead
by: Yu, Zhongming, et al.
Published: (2026)

MAGE: A Multi-Agent Engine for Automated RTL Code Generation
by: Zhao, Yujie, et al.
Published: (2024)

PRO-V-R1: Reasoning Enhanced Programming Agent for RTL Verification
by: Zhao, Yujie, et al.
Published: (2025)

MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis Optimization
by: Wang, Yiting, et al.
Published: (2025)

CRADLE: Conversational RTL Design Space Exploration with LLM-based Multi-Agent Systems
by: Krupp, Lukas, et al.
Published: (2025)

AIvril: AI-Driven RTL Generation With Verification In-The-Loop
by: Islam, Mubashir ul, et al.
Published: (2024)

VLM-CAD: VLM-Optimized Collaborative Agent Design Workflow for Analog Circuit Sizing
by: Pan, Guanyuan, et al.
Published: (2026)

Pancake: Hierarchical Memory System for Multi-Agent LLM Serving
by: Hu, Zhengding, et al.
Published: (2026)

CPU-Based Layout Design for Picker-to-Parts Pallet Warehouses
by: Looms, Timo, et al.
Published: (2025)

OneDSE: A Unified Microprocessor Metric Prediction and Design Space Exploration Framework
by: Raj, Ritik, et al.
Published: (2025)

ChatModel: Automating Reference Model Design and Verification with LLMs
by: Ye, Jianmin, et al.
Published: (2025)

AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design
by: Chen, Weiyu, et al.
Published: (2025)

VFlow: Discovering Optimal Agentic Workflows for Verilog Generation
by: Wei, Yangbo, et al.
Published: (2025)

AMMA: A Multi-Chiplet Memory-Centric Architecture for Low-Latency 1M Context Attention Serving
by: Yu, Zhongkai, et al.
Published: (2026)

MAHL: Multi-Agent LLM-Guided Hierarchical Chiplet Design with Adaptive Debugging
by: Tang, Jinwei, et al.
Published: (2025)

ChatNeuroSim: An LLM Agent Framework for Automated Compute-in-Memory Accelerator Deployment and Optimization
by: Lee, Ming-Yen, et al.
Published: (2026)

Bridging the Last Mile of Circuit Design: PostEDA-Bench, a Hierarchical Benchmark for PPA Convergence and DRC Fixing
by: Liu, Pengju, et al.
Published: (2026)

OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation
by: Liu, Shang, et al.
Published: (2025)

Patterns behind Chaos: Forecasting Data Movement for Efficient Large-Scale MoE LLM Inference
by: Yu, Zhongkai, et al.
Published: (2025)

BonnBot-I: A Precise Weed Management and Crop Monitoring Platform
by: Ahmadi, Alireza, et al.
Published: (2023)

FormalRTL: Verified RTL Synthesis at Scale
by: Li, Kezhi, et al.
Published: (2026)

PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
by: Yin, Shuo, et al.
Published: (2026)

From RTL to Prompt Coding: Empowering the Next Generation of Chip Designers through LLMs
by: Krupp, Lukas, et al.
Published: (2026)

Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
by: Fang, Wenji, et al.
Published: (2024)

VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs
by: Islam, Sazzadul, et al.
Published: (2026)

DeepRTL2: A Versatile Model for RTL-Related Tasks
by: Liu, Yi, et al.
Published: (2025)

KernelEvolve: Scaling Agentic Kernel Coding for Heterogeneous AI Accelerators at Meta
by: Liao, Gang, et al.
Published: (2025)

UCAgent: An End-to-End Agent for Block-Level Functional Verification
by: Wang, Junyue, et al.
Published: (2026)

GSIM: Accelerating RTL Simulation for Large-Scale Designs
by: Chen, Lu, et al.
Published: (2025)

TLX: Hardware-Native, Evolvable MIMW GPU Compiler for Large-scale Production Environments
by: Guan, Yue, et al.
Published: (2026)

Dr. RTL: Autonomous Agentic RTL Optimization through Tool-Grounded Self-Improvement
by: Fang, Wenji, et al.
Published: (2026)

Think with Self-Decoupling and Self-Verification: Automated RTL Design with Backtrack-ToT
by: Chao, Zhiteng, et al.
Published: (2025)

Stronger-MAS: Multi-Agent Reinforcement Learning for Collaborative LLMs
by: Zhao, Yujie, et al.
Published: (2025)

UVLLM: An Automated Universal RTL Verification Framework using LLMs
by: Hu, Yuchen, et al.
Published: (2024)

FERIVer: An FPGA-assisted Emulated Framework for RTL Verification of RISC-V Processors
by: Qin, Kun, et al.
Published: (2025)

A SysML-based language for evaluating the integrity of simulation and physical embodiments of Cyber-Physical systems
by: Dudek, Wojciech, et al.
Published: (2023)

Insights from Rights and Wrongs: A Large Language Model for Solving Assertion Failures in RTL Design
by: Zhou, Jie, et al.
Published: (2025)

RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solution
by: Liu, Shang, et al.
Published: (2023)

OriGen:Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection
by: Cui, Fan, et al.
Published: (2024)