Imagen de Portada

Fault tolerance estimation in digital circuits with visualised generative networks

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Biel, Sascha, Gaede, Carl Alexander, Glaser, Amiel, Wolter, Jan, Schelle, Alexej
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture Artificial Intelligence Computational Engineering, Finance, and Science
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design
por: Mehradfar, Asal, et al.
Publicado: (2025)

HDLdebugger: Streamlining HDL debugging with Large Language Models
por: Yao, Xufeng, et al.
Publicado: (2024)

NoX: a Compact Open-Source RISC-V Processor for Multi-Processor Systems-on-Chip
por: Silva, Anderson I., et al.
Publicado: (2024)

On the Thermal Vulnerability of 3D-Stacked High-Bandwidth Memory Architectures
por: Elahi, Mehdi, et al.
Publicado: (2025)

Stochastic Nonlinear Dynamical Modelling of SRAM Bitcells in Retention Mode
por: Van Brandt, Léopold, et al.
Publicado: (2024)

DRCY: Agentic Hardware Design Reviews
por: Dumont, Kyle, et al.
Publicado: (2026)

ChiseLLM: Unleashing the Power of Reasoning LLMs for Chisel Agile Hardware Development
por: Wang, Bowei, et al.
Publicado: (2025)

Veri-Sure: A Contract-Aware Multi-Agent Framework with Temporal Tracing and Formal Verification for Correct RTL Code Generation
por: Liu, Jiale, et al.
Publicado: (2026)

HW/SW Co-design of a PCM/PWM converter: a System Level Approach based in the SpecC Methodology
por: Petrini, Daniel G. P., et al.
Publicado: (2025)

DUET: Agentic Design Understanding via Experimentation and Testing
por: Smith, Gus Henry, et al.
Publicado: (2025)

Is Agentic AI Ready for Real-World Hardware Engineering? A Deep Dive with Phoenix-bench
por: Zou, Qingyun, et al.
Publicado: (2026)

FVRuleLearner: Operator-Level Reasoning Tree (OP-Tree)-Based Rules Learning for Formal Verification
por: Wan, Lily Jiaxin, et al.
Publicado: (2026)

RTLSquad: Multi-Agent Based Interpretable RTL Design
por: Wang, Bowei, et al.
Publicado: (2025)

A Semi-Formal Verification Methodology for Efficient Configuration Coverage of Highly Configurable Digital Designs
por: Kumar, Aman, et al.
Publicado: (2024)

RTLRewriter: Methodologies for Large Models aided RTL Code Optimization
por: Yao, Xufeng, et al.
Publicado: (2024)

AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models
por: Zhang, Haoyi, et al.
Publicado: (2024)

The Cream Rises to the Top: Efficient Reranking Method for Verilog Code Generation
por: Yang, Guang, et al.
Publicado: (2025)

VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction
por: Wang, Ning, et al.
Publicado: (2025)

FuzzWiz -- Fuzzing Framework for Efficient Hardware Coverage
por: Gadde, Deepak Narayan, et al.
Publicado: (2024)

IncreRTL: Traceability-Guided Incremental RTL Generation under Requirement Evolution
por: Chen, Luanrong, et al.
Publicado: (2026)

A Lightweight Inception Boosted U-Net Neural Network for Routability Prediction
por: Li, Hailiang, et al.
Publicado: (2024)

Monitor Placement for Fault Localization in Deep Neural Network Accelerators
por: Liu, Wei-Kai
Publicado: (2023)

Emerging ML-AI Techniques for Analog and RF EDA
por: Wu, Zhengfeng, et al.
Publicado: (2025)

Post-Moore Technologies for Plasma Simulation: A Community Roadmap
por: Pennati, Luca, et al.
Publicado: (2026)

A low-rank balanced truncation approach for large-scale RLCk model order reduction based on extended Krylov subspace and a frequency-aware convergence criterion
por: Giamouzis, Christos, et al.
Publicado: (2024)

EncodingNet: A Novel Encoding-based MAC Design for Efficient Neural Network Acceleration
por: Liu, Bo, et al.
Publicado: (2024)

MORCIC: Model Order Reduction Techniques for Electromagnetic Models of Integrated Circuits
por: Garyfallou, Dimitrios, et al.
Publicado: (2023)

Advanced Integration Strategies for ESD Protection and Termination in High-Speed LVDS Systems
por: Gaddipati, Kavya
Publicado: (2025)

Energy-Efficient Ternary Encoding for High-Speed Data Transmission in 3D-Integrated Circuits Using Inductive Coupling Links
por: Alghotmi, Abdullah Saeed
Publicado: (2025)

Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation
por: Chang, Kaiyan, et al.
Publicado: (2024)

A Micro Architectural Events Aware Real-Time Embedded System Fault Injector
por: Magliano, Enrico, et al.
Publicado: (2024)

Row-Column Hybrid Grouping for Fault-Resilient Multi-Bit Weight Representation on IMC Arrays
por: Jeon, Kang Eun, et al.
Publicado: (2025)

QuArch: A Benchmark for Evaluating LLM Reasoning in Computer Architecture
por: Prakash, Shvetank, et al.
Publicado: (2025)

Bench4HLS: End-to-End Evaluation of LLMs in High-Level Synthesis Code Generation
por: Khan, M Zafir Sadik, et al.
Publicado: (2026)

Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors
por: Dupuis, Nicolas, et al.
Publicado: (2025)

LM-Fix: Lightweight Bit-Flip Detection and Rapid Recovery Framework for Language Models
por: Tahmasivand, Ahmad, et al.
Publicado: (2025)

David vs. Goliath: Can Small Models Win Big with Agentic AI in Hardware Design?
por: Shankar, Shashwat, et al.
Publicado: (2025)

LLM-aided explanations of EDA synthesis errors
por: Qiu, Siyu, et al.
Publicado: (2024)

A Survey: Collaborative Hardware and Software Design in the Era of Large Language Models
por: Guo, Cong, et al.
Publicado: (2024)

UCAgent: An End-to-End Agent for Block-Level Functional Verification
por: Wang, Junyue, et al.
Publicado: (2026)