Cover Image

GenAI-Driven Approach to RISC-V Supply Chain Exploration

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Petrovic, Nenad, Schamschurko, Andre, Xu, Yingjie, Knoll, Alois
Format:	Preprint
Published:	2026
Subjects:	Hardware Architecture Artificial Intelligence
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Accelerating GenAI Workloads by Enabling RISC-V Microkernel Support in IREE
by: Ahmad, Adeel, et al.
Published: (2025)

NLS: Natural-Level Synthesis for Hardware Implementation Through GenAI
by: Yang, Kaiyuan, et al.
Published: (2025)

All Artificial, Less Intelligence: GenAI through the Lens of Formal Verification
by: Gadde, Deepak Narayan, et al.
Published: (2024)

Chiplet-Based RISC-V SoC with Modular AI Acceleration
by: Bharadwaj, Suhas Suresh, et al.
Published: (2025)

GenAI for Automotive Software Development: From Requirements to Wheels
by: Petrovic, Nenad, et al.
Published: (2025)

A Reconfigurable Multiplier Architecture for Error-Resilient Applications in RISC-V Core
by: Jaswal, Pragun, et al.
Published: (2026)

Full-stack evaluation of Machine Learning inference workloads for RISC-V systems
by: Bhattacharjee, Debjyoti, et al.
Published: (2024)

A Heterogeneous RISC-V based SoC for Secure Nano-UAV Navigation
by: Valente, Luca, et al.
Published: (2024)

RISC-V R-Extension: Advancing Efficiency with Rented-Pipeline for Edge DNN Processing
by: Kim, Won Hyeok, et al.
Published: (2024)

Assessing Tenstorrent's RISC-V MatMul Acceleration Capabilities
by: Cavagna, Hiari Pizzini, et al.
Published: (2025)

Enable Lightweight and Precision-Scalable Posit/IEEE-754 Arithmetic in RISC-V Cores for Transprecision Computing
by: Li, Qiong, et al.
Published: (2025)

KWT-Tiny: RISC-V Accelerated, Embedded Keyword Spotting Transformer
by: Al-Qawlaq, Aness, et al.
Published: (2024)

Design Conductor: An agent autonomously builds a 1.5 GHz Linux-capable RISC-V CPU
by: The Verkor Team, et al.
Published: (2026)

Mixed-precision Neural Networks on RISC-V Cores: ISA extensions for Multi-Pumped Soft SIMD Operations
by: Armeniakos, Giorgos, et al.
Published: (2024)

TPU-Gen: LLM-Driven Custom Tensor Processing Unit Generator
by: Vungarala, Deepak, et al.
Published: (2025)

Evaluating LLM-based Workflows for Switched-Mode Power Supply Design
by: Nau, Simon, et al.
Published: (2025)

OpenGeMM: A High-Utilization GeMM Accelerator Generator with Lightweight RISC-V Control and Tight Memory Coupling
by: Yi, Xiaoling, et al.
Published: (2024)

RECSIP: REpeated Clustering of Scores Improving the Precision
by: Schamschurko, André, et al.
Published: (2025)

Agentic Architect: An Agentic AI Framework for Architecture Design Exploration and Optimization
by: Blasberg, Alexander, et al.
Published: (2026)

Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs
by: Sabih, Muhammad, et al.
Published: (2025)

LLM-Driven Design Space Exploration of FPGA-based Accelerators
by: Sharma, Vinamra, et al.
Published: (2026)

From RISC-V Cores to Neuromorphic Arrays: A Tutorial on Building Scalable Digital Neuromorphic Processors
by: Yousefzadeh, Amirreza
Published: (2025)

Life-Cycle Emissions of AI Hardware: A Cradle-To-Grave Approach and Generational Trends
by: Schneider, Ian, et al.
Published: (2025)

LUMINA: LLM-Guided GPU Architecture Exploration via Bottleneck Analysis
by: Zhang, Tao, et al.
Published: (2026)

FeNN-DMA: A RISC-V SoC for SNN acceleration
by: Aizaz, Zainab, et al.
Published: (2025)

ViTAD: Timing Violation-Aware Debugging of RTL Code using Large Language Models
by: Lv, Wenhao, et al.
Published: (2025)

MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning
by: Liu, Mingju, et al.
Published: (2024)

FeNN: A RISC-V vector processor for Spiking Neural Network acceleration
by: Aizaz, Zainab, et al.
Published: (2025)

Optimizing Coverage-Driven Verification Using Machine Learning and PyUVM: A Novel Approach
by: Kumari, Suruchi, et al.
Published: (2025)

Experience Deploying Containerized GenAI Services at an HPC Center
by: Beltre, Angel M., et al.
Published: (2025)

Functional ISS-Driven Verification of Superscalar RISC-V Processors
by: Galimberti, Andrea, et al.
Published: (2024)

Comprehensive Design Space Exploration for Tensorized Neural Network Hardware Accelerators
by: Zhang, Jinsong, et al.
Published: (2025)

Timing-Driven Global Placement by Efficient Critical Path Extraction
by: Shi, Yunqi, et al.
Published: (2025)

TriGen: NPU Architecture for End-to-End Acceleration of Large Language Models based on SW-HW Co-Design
by: Lee, Jonghun, et al.
Published: (2026)

Exploration of Unary Arithmetic-Based Matrix Multiply Units for Low Precision DL Accelerators
by: Vellaisamy, Prabhu, et al.
Published: (2026)

iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs
by: Li, Runkai, et al.
Published: (2025)

Hardware-Aware Neural Network Compilation with Learned Optimization: A RISC-V Accelerator Approach
by: Ganti, Ravindra, et al.
Published: (2025)

Late Breaking Results: A RISC-V ISA Extension for Chaining in Scalar Processors
by: Colagrande, Luca, et al.
Published: (2025)

Benchmarking End-To-End Performance of AI-Based Chip Placement Algorithms
by: Wang, Zhihai, et al.
Published: (2024)

MetaDSE: A Few-shot Meta-learning Framework for Cross-workload CPU Design Space Exploration
by: Xue, Runzhen, et al.
Published: (2025)