Copertina

A3D: Agentic AI flow for autonomous Accelerator Design

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Nallathambi, Abinand, Knight, Christopher, Ganguly, Shantanu, Haensch, Wilfried, Raghunathan, Anand
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Hardware Architecture Artificial Intelligence
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Characterizing VLA Models: Identifying the Action Generation Bottleneck for Edge AI Architectures
di: Vishwanathan, Manoj, et al.
Pubblicazione: (2026)

Agentic Architect: An Agentic AI Framework for Architecture Design Exploration and Optimization
di: Blasberg, Alexander, et al.
Pubblicazione: (2026)

Hey AI, Generate Me a Hardware Code! Agentic AI-based Hardware Design & Verification
di: Gadde, Deepak Narayan, et al.
Pubblicazione: (2025)

Architectural Design and Performance Analysis of FPGA based AI Accelerators: A Comprehensive Review
di: Chatterjee, Soumita, et al.
Pubblicazione: (2026)

J3DAI: A tiny DNN-Based Edge AI Accelerator for 3D-Stacked CMOS Image Sensor
di: Tain, Benoit, et al.
Pubblicazione: (2025)

Carbon-Efficient 3D DNN Acceleration: Optimizing Performance and Sustainability
di: Panteleaki, Aikaterini Maria, et al.
Pubblicazione: (2025)

Design Conductor: An agent autonomously builds a 1.5 GHz Linux-capable RISC-V CPU
di: The Verkor Team, et al.
Pubblicazione: (2026)

A Survey on Design Methodologies for Accelerating Deep Learning on Heterogeneous Architectures
di: Curzel, Serena, et al.
Pubblicazione: (2023)

SPADE: Sparse Pillar-based 3D Object Detection Accelerator for Autonomous Driving
di: Lee, Minjae, et al.
Pubblicazione: (2023)

Exploring the Potential of Wireless-enabled Multi-Chip AI Accelerators
di: Irabor, Emmanuel, et al.
Pubblicazione: (2025)

MICSim: A Modular Simulator for Mixed-signal Compute-in-Memory based AI Accelerator
di: Wang, Cong, et al.
Pubblicazione: (2024)

Comprehensive Design Space Exploration for Tensorized Neural Network Hardware Accelerators
di: Zhang, Jinsong, et al.
Pubblicazione: (2025)

Chiplet-Based RISC-V SoC with Modular AI Acceleration
di: Bharadwaj, Suhas Suresh, et al.
Pubblicazione: (2025)

A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs
di: Dang, Peng, et al.
Pubblicazione: (2024)

3D Guard-Layer: An Integrated Agentic AI Safety System for Edge Artificial Intelligence
di: Kurshan, Eren, et al.
Pubblicazione: (2025)

GRAU: Generic Reconfigurable Activation Unit Design for Neural Network Hardware Accelerators
di: Liu, Yuhao, et al.
Pubblicazione: (2026)

Using the Abstract Computer Architecture Description Language to Model AI Hardware Accelerators
di: Müller, Mika Markus, et al.
Pubblicazione: (2024)

Accelerating GenAI Workloads by Enabling RISC-V Microkernel Support in IREE
di: Ahmad, Adeel, et al.
Pubblicazione: (2025)

EdgeCIM: A Hardware-Software Co-Design for CIM-Based Acceleration of Small Language Models
di: Bazzi, Jinane, et al.
Pubblicazione: (2026)

Accelerating Post-Quantum Cryptography via LLM-Driven Hardware-Software Co-Design
di: Liao, Yuchao, et al.
Pubblicazione: (2026)

Towards Efficient IMC Accelerator Design Through Joint Hardware-Workload Co-optimization
di: Krestinskaya, Olga, et al.
Pubblicazione: (2024)

Learning in Log-Domain: Subthreshold Analog AI Accelerator Based on Stochastic Gradient Descent
di: Tageldeen, Momen K, et al.
Pubblicazione: (2025)

ApproXAI: Energy-Efficient Hardware Acceleration of Explainable AI using Approximate Computing
di: Siddique, Ayesha, et al.
Pubblicazione: (2025)

AI-Powered Agile Analog Circuit Design and Optimization
di: Hu, Jinhai, et al.
Pubblicazione: (2025)

Idle is the New Sleep: Configuration-Aware Alternative to Powering Off FPGA-Based DL Accelerators During Inactivity
di: Qian, Chao, et al.
Pubblicazione: (2024)

Agentic-HLS: An agentic reasoning based high-level synthesis system using large language models (AI for EDA workshop 2024)
di: Oztas, Ali Emre, et al.
Pubblicazione: (2024)

RulePlanner: All-in-One Reinforcement Learner for Unifying Design Rules in 3D Floorplanning
di: Zhong, Ruizhe, et al.
Pubblicazione: (2026)

FluxEDA: A Unified Execution Infrastructure for Stateful Agentic EDA
di: Chen, Zhengrui, et al.
Pubblicazione: (2026)

DRCY: Agentic Hardware Design Reviews
di: Dumont, Kyle, et al.
Pubblicazione: (2026)

TriGen: NPU Architecture for End-to-End Acceleration of Large Language Models based on SW-HW Co-Design
di: Lee, Jonghun, et al.
Pubblicazione: (2026)

ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
di: Yu, Zhongkai, et al.
Pubblicazione: (2026)

HALO: Memory-Centric Heterogeneous Accelerator with 2.5D Integration for Low-Batch LLM Inference
di: Negi, Shubham, et al.
Pubblicazione: (2025)

Production-Grade Local LLM Inference on Apple Silicon: A Comparative Study of MLX, MLC-LLM, Ollama, llama.cpp, and PyTorch MPS
di: Rajesh, Varun, et al.
Pubblicazione: (2025)

Architect in the Loop Agentic Hardware Design and Verification
di: Mohammed, Mubarek
Pubblicazione: (2025)

From Buffers to Registers: Unlocking Fine-Grained FlashAttention with Hybrid-Bonded 3D NPU Co-Design
di: Yu, Jinxin, et al.
Pubblicazione: (2026)

GauRast: Enhancing GPU Triangle Rasterizers to Accelerate 3D Gaussian Splatting
di: Li, Sixu, et al.
Pubblicazione: (2025)

ALADIN: Accuracy-Latency-Aware Design-space Inference Analysis for Embedded AI Accelerators
di: Baldi, T., et al.
Pubblicazione: (2026)

LLM-Driven Design Space Exploration of FPGA-based Accelerators
di: Sharma, Vinamra, et al.
Pubblicazione: (2026)

Hardware Acceleration of LLMs: A comprehensive survey and comparison
di: Koilia, Nikoletta, et al.
Pubblicazione: (2024)

Beyond Moore's Law: Harnessing the Redshift of Generative AI with Effective Hardware-Software Co-Design
di: Yazdanbakhsh, Amir
Pubblicazione: (2025)