Imagen de Portada

A3D: Agentic AI flow for autonomous Accelerator Design

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Nallathambi, Abinand, Knight, Christopher, Ganguly, Shantanu, Haensch, Wilfried, Raghunathan, Anand
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture Artificial Intelligence
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Characterizing VLA Models: Identifying the Action Generation Bottleneck for Edge AI Architectures
por: Vishwanathan, Manoj, et al.
Publicado: (2026)

Agentic Architect: An Agentic AI Framework for Architecture Design Exploration and Optimization
por: Blasberg, Alexander, et al.
Publicado: (2026)

Hey AI, Generate Me a Hardware Code! Agentic AI-based Hardware Design & Verification
por: Gadde, Deepak Narayan, et al.
Publicado: (2025)

Architectural Design and Performance Analysis of FPGA based AI Accelerators: A Comprehensive Review
por: Chatterjee, Soumita, et al.
Publicado: (2026)

J3DAI: A tiny DNN-Based Edge AI Accelerator for 3D-Stacked CMOS Image Sensor
por: Tain, Benoit, et al.
Publicado: (2025)

Carbon-Efficient 3D DNN Acceleration: Optimizing Performance and Sustainability
por: Panteleaki, Aikaterini Maria, et al.
Publicado: (2025)

Design Conductor: An agent autonomously builds a 1.5 GHz Linux-capable RISC-V CPU
por: The Verkor Team, et al.
Publicado: (2026)

A Survey on Design Methodologies for Accelerating Deep Learning on Heterogeneous Architectures
por: Curzel, Serena, et al.
Publicado: (2023)

SPADE: Sparse Pillar-based 3D Object Detection Accelerator for Autonomous Driving
por: Lee, Minjae, et al.
Publicado: (2023)

Exploring the Potential of Wireless-enabled Multi-Chip AI Accelerators
por: Irabor, Emmanuel, et al.
Publicado: (2025)

MICSim: A Modular Simulator for Mixed-signal Compute-in-Memory based AI Accelerator
por: Wang, Cong, et al.
Publicado: (2024)

Comprehensive Design Space Exploration for Tensorized Neural Network Hardware Accelerators
por: Zhang, Jinsong, et al.
Publicado: (2025)

Chiplet-Based RISC-V SoC with Modular AI Acceleration
por: Bharadwaj, Suhas Suresh, et al.
Publicado: (2025)

A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs
por: Dang, Peng, et al.
Publicado: (2024)

3D Guard-Layer: An Integrated Agentic AI Safety System for Edge Artificial Intelligence
por: Kurshan, Eren, et al.
Publicado: (2025)

GRAU: Generic Reconfigurable Activation Unit Design for Neural Network Hardware Accelerators
por: Liu, Yuhao, et al.
Publicado: (2026)

Using the Abstract Computer Architecture Description Language to Model AI Hardware Accelerators
por: Müller, Mika Markus, et al.
Publicado: (2024)

Accelerating GenAI Workloads by Enabling RISC-V Microkernel Support in IREE
por: Ahmad, Adeel, et al.
Publicado: (2025)

EdgeCIM: A Hardware-Software Co-Design for CIM-Based Acceleration of Small Language Models
por: Bazzi, Jinane, et al.
Publicado: (2026)

Accelerating Post-Quantum Cryptography via LLM-Driven Hardware-Software Co-Design
por: Liao, Yuchao, et al.
Publicado: (2026)

Towards Efficient IMC Accelerator Design Through Joint Hardware-Workload Co-optimization
por: Krestinskaya, Olga, et al.
Publicado: (2024)

Learning in Log-Domain: Subthreshold Analog AI Accelerator Based on Stochastic Gradient Descent
por: Tageldeen, Momen K, et al.
Publicado: (2025)

ApproXAI: Energy-Efficient Hardware Acceleration of Explainable AI using Approximate Computing
por: Siddique, Ayesha, et al.
Publicado: (2025)

AI-Powered Agile Analog Circuit Design and Optimization
por: Hu, Jinhai, et al.
Publicado: (2025)

Idle is the New Sleep: Configuration-Aware Alternative to Powering Off FPGA-Based DL Accelerators During Inactivity
por: Qian, Chao, et al.
Publicado: (2024)

Agentic-HLS: An agentic reasoning based high-level synthesis system using large language models (AI for EDA workshop 2024)
por: Oztas, Ali Emre, et al.
Publicado: (2024)

RulePlanner: All-in-One Reinforcement Learner for Unifying Design Rules in 3D Floorplanning
por: Zhong, Ruizhe, et al.
Publicado: (2026)

FluxEDA: A Unified Execution Infrastructure for Stateful Agentic EDA
por: Chen, Zhengrui, et al.
Publicado: (2026)

DRCY: Agentic Hardware Design Reviews
por: Dumont, Kyle, et al.
Publicado: (2026)

TriGen: NPU Architecture for End-to-End Acceleration of Large Language Models based on SW-HW Co-Design
por: Lee, Jonghun, et al.
Publicado: (2026)

ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
por: Yu, Zhongkai, et al.
Publicado: (2026)

HALO: Memory-Centric Heterogeneous Accelerator with 2.5D Integration for Low-Batch LLM Inference
por: Negi, Shubham, et al.
Publicado: (2025)

Production-Grade Local LLM Inference on Apple Silicon: A Comparative Study of MLX, MLC-LLM, Ollama, llama.cpp, and PyTorch MPS
por: Rajesh, Varun, et al.
Publicado: (2025)

Architect in the Loop Agentic Hardware Design and Verification
por: Mohammed, Mubarek
Publicado: (2025)

From Buffers to Registers: Unlocking Fine-Grained FlashAttention with Hybrid-Bonded 3D NPU Co-Design
por: Yu, Jinxin, et al.
Publicado: (2026)

GauRast: Enhancing GPU Triangle Rasterizers to Accelerate 3D Gaussian Splatting
por: Li, Sixu, et al.
Publicado: (2025)

ALADIN: Accuracy-Latency-Aware Design-space Inference Analysis for Embedded AI Accelerators
por: Baldi, T., et al.
Publicado: (2026)

LLM-Driven Design Space Exploration of FPGA-based Accelerators
por: Sharma, Vinamra, et al.
Publicado: (2026)

Hardware Acceleration of LLMs: A comprehensive survey and comparison
por: Koilia, Nikoletta, et al.
Publicado: (2024)

Beyond Moore's Law: Harnessing the Redshift of Generative AI with Effective Hardware-Software Co-Design
por: Yazdanbakhsh, Amir
Publicado: (2025)