Imagen de Portada

ICP: Exploiting Instruction Correlation for Prefetching Irregular Memory Accesses

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Li, Mengming, Miao, Chenlu, Xu, Buqing, Zhang, Qijun, Sun, Xiangfeng, Xu, Ceyu, Xie, Yuan, Li, Wenkai, Liu, Shang, Xie, Zhiyao
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Integrating Prefetcher Selection with Dynamic Request Allocation Improves Prefetching Efficiency
por: Li, Mengming, et al.
Publicado: (2025)

Profile-Guided Temporal Prefetching
por: Li, Mengming, et al.
Publicado: (2025)

ReadyPower: A Reliable, Interpretable, and Handy Architectural Power Model Based on Analytical Framework
por: Zhang, Qijun, et al.
Publicado: (2025)

AutoPower: Automated Few-Shot Architecture-Level Power Modeling by Power Group Decoupling
por: Zhang, Qijun, et al.
Publicado: (2025)

SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model
por: Li, Mengming, et al.
Publicado: (2024)

FirePower: Towards a Foundation with Generalizable Knowledge for Architecture-Level Power Modeling
por: Zhang, Qijun, et al.
Publicado: (2024)

ArchPower: Dataset for Architecture-Level Power Modeling of Modern CPU Design
por: Zhang, Qijun, et al.
Publicado: (2025)

OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation
por: Liu, Shang, et al.
Publicado: (2025)

Pointer: An Energy-Efficient ReRAM-based Point Cloud Recognition Accelerator with Inter-layer and Intra-layer Optimizations
por: Zhang, Qijun, et al.
Publicado: (2024)

AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
por: Yan, Zhiyuan, et al.
Publicado: (2024)

AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs
por: Fang, Wenji, et al.
Publicado: (2024)

ATLAS: A Self-Supervised and Cross-Stage Netlist Power Model for Fine-Grained Time-Based Layout Power Analysis
por: Li, Wenkai, et al.
Publicado: (2025)

ORAP: Optimized Row Access Prefetching for Rowhammer-mitigated Memory
por: Merrell, Maccoy, et al.
Publicado: (2026)

Asynchronous Memory Access Unit: Exploiting Massive Parallelism for Far Memory Access
por: Wang, Luming, et al.
Publicado: (2024)

NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph
por: Fang, Wenji, et al.
Publicado: (2025)

Exploring DRAM Cache Prefetching for Pooled Memory
por: Tirumalasetty, Chandrahas, et al.
Publicado: (2024)

SPPAM: Signature Pattern Prediction and Access-Map Prefetcher
por: Merrell, Maccoy, et al.
Publicado: (2026)

Gaze into the Pattern: Characterizing Spatial Patterns with Internal Temporal Correlations for Hardware Prefetching
por: Chen, Zixiao, et al.
Publicado: (2024)

RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solution
por: Liu, Shang, et al.
Publicado: (2023)

Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
por: Fang, Wenji, et al.
Publicado: (2024)

CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design
por: Fang, Wenji, et al.
Publicado: (2025)

AMC: Access to Miss Correlation Prefetcher for Evolving Graph Analytics
por: Singh, Abhishek, et al.
Publicado: (2024)

DEER: Deep Runahead for Instruction Prefetching on Modern Mobile Workloads
por: Vahdatniya, Parmida, et al.
Publicado: (2025)

Enhancing Instruction Prefetching via Cache and TLB Management
por: Jamet, Alexandre Valentin, et al.
Publicado: (2026)

Pickle Prefetcher: Programmable and Scalable Last-Level Cache Prefetcher
por: Nguyen, Hoa, et al.
Publicado: (2025)

AssertLLM2: A Comprehensive LLM Benchmark for Assertion Generation from Design Specifications
por: Wu, Yuchao, et al.
Publicado: (2026)

A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
por: Benz, Thomas, et al.
Publicado: (2025)

SLOFetch: Compressed-Hierarchical Instruction Prefetching for Cloud Microservices
por: Bao, Zerui, et al.
Publicado: (2025)

A Case for Kolmogorov-Arnold Networks in Prefetching: Towards Low-Latency, Generalizable ML-Based Prefetchers
por: Kulkarni, Dhruv, et al.
Publicado: (2025)

Reimagining Memory Access for LLM Inference: Compression-Aware Memory Controller Design
por: Xie, Rui, et al.
Publicado: (2025)

Efficient Architecture for RISC-V Vector Memory Access
por: Guan, Hongyi, et al.
Publicado: (2025)

Agile TLB Prefetching and Prediction Replacement Policy
por: Mersha, Melkamu, et al.
Publicado: (2024)

PREFENDER: A Prefetching Defender against Cache Side Channel Attacks as A Pretender
por: Li, Luyi, et al.
Publicado: (2023)

SLTarch: Towards Scalable Point-Based Neural Rendering by Taming Workload Imbalance and Memory Irregularity
por: Li, Xingyang, et al.
Publicado: (2025)

GenEDA: Towards Generative Netlist Functional Reasoning via Cross-Modal Circuit Encoder-Decoder Alignment
por: Fang, Wenji, et al.
Publicado: (2025)

SCREME: A Scalable Framework for Resilient Memory Design
por: Li, Fan, et al.
Publicado: (2025)

TTP: A Hardware-Efficient Design for Precise Prefetching in Ray Tracing
por: Tozlu, Yavuz Selim, et al.
Publicado: (2026)

CXL Topology-Aware and Expander-Driven Prefetching: Unlocking SSD Performance
por: Oh, Dongsuk, et al.
Publicado: (2025)

Triangel: A High-Performance, Accurate, Timely On-Chip Temporal Prefetcher
por: Ainsworth, Sam, et al.
Publicado: (2024)

A Joint Learning Approach to Hardware Caching and Prefetching
por: Yuan, Samuel, et al.
Publicado: (2025)