Imagen de Portada

Workload-Aware Early-Stage Power Delivery Network Optimization via Architectural Power Traces

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Hayes, Oran, Pantazi-Kypraiou, Maria, Tziouvaras, Athanasios, Stamoulis, George, Pathania, Anuj, Shanker, Shreejith, Floros, George
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Multi-Partner Project: COIN-3D -- Collaborative Innovation in 3D VLSI Reliability
por: Gourdoumanis, George Rafael, et al.
Publicado: (2026)

Context-aware Simopt-Power: Using structural data with simulation metadata to optimise FPGA designs
por: Wadhwa, Eashan, et al.
Publicado: (2026)

Simopt-Power: Leveraging Simulation Metadata for Low-Power Design Synthesis
por: Wadhwa, Eashan, et al.
Publicado: (2025)

Active Imitation Learning for Thermal- and Kernel-Aware LFM Inference on 3D S-NUCA Many-Cores
por: Shen, Yixian, et al.
Publicado: (2026)

Quantised Neural Network Accelerators for Low-Power IDS in Automotive Networks
por: Khandelwal, Shashwat, et al.
Publicado: (2024)

LogicSparse: Enabling Engine-Free Unstructured Sparsity for Quantised Deep-learning Accelerators
por: Li, Changhong, et al.
Publicado: (2025)

FAV-NSS: An HIL Framework for Accelerating Validation of Automotive Network Security Strategies
por: Li, Changhong, et al.
Publicado: (2025)

A Lightweight FPGA-based IDS-ECU Architecture for Automotive CAN
por: Khandelwal, Shashwat, et al.
Publicado: (2024)

SecCAN: An Extended CAN Controller with Embedded Intrusion Detection
por: Khandelwal, Shashwat, et al.
Publicado: (2025)

Exploring Highly Quantised Neural Networks for Intrusion Detection in Automotive CAN
por: Khandelwal, Shashwat, et al.
Publicado: (2024)

An Energy-Efficient Artefact Detection Accelerator on FPGAs for Hyper-Spectral Satellite Imagery
por: Castelino, Cornell, et al.
Publicado: (2024)

Simopt -- Simulation pass for Speculative Optimisation of FPGA-CAD flow
por: Wadhwa, Eashan, et al.
Publicado: (2024)

Bare-Metal RISC-V + NVDLA SoC for Efficient Deep Learning Inference
por: Kumar, Vineet, et al.
Publicado: (2025)

Design-Oriented Modeling of TSV Substrate Noise Coupling to Ring VCOs
por: Exouzidis, Ilias, et al.
Publicado: (2026)

Combining Power and Arithmetic Optimization via Datapath Rewriting
por: Coward, Samuel, et al.
Publicado: (2024)

Energy-Efficient QoS-Aware Scheduling for S-NUCA Many-Cores
por: Wasala, Sudam M., et al.
Publicado: (2025)

MARVEL: An End-to-End Framework for Generating Model-Class Aware Custom RISC-V Extensions for Lightweight AI
por: M, Ajay Kumar, et al.
Publicado: (2025)

SRAM-PG: Power Delivery Network Benchmarks from SRAM Circuits
por: Shen, Shan, et al.
Publicado: (2024)

EnergAIzer: Fast and Accurate GPU Power Estimation Framework for AI Workloads
por: Lee, Kyungmi, et al.
Publicado: (2026)

AutoPower: Automated Few-Shot Architecture-Level Power Modeling by Power Group Decoupling
por: Zhang, Qijun, et al.
Publicado: (2025)

Towards Efficient LUT-based PIM: A Scalable and Low-Power Approach for Modern Workloads
por: Khabbazan, Bahareh, et al.
Publicado: (2025)

THERMOS: Thermally-Aware Multi-Objective Scheduling of AI Workloads on Heterogeneous Multi-Chiplet PIM Architectures
por: Kanani, Alish, et al.
Publicado: (2025)

FirePower: Towards a Foundation with Generalizable Knowledge for Architecture-Level Power Modeling
por: Zhang, Qijun, et al.
Publicado: (2024)

ReadyPower: A Reliable, Interpretable, and Handy Architectural Power Model Based on Analytical Framework
por: Zhang, Qijun, et al.
Publicado: (2025)

Architectural Classification of XR Workloads: Cross-Layer Archetypes and Implications
por: Shi, Xinyu, et al.
Publicado: (2026)

ATLAS: A Self-Supervised and Cross-Stage Netlist Power Model for Fine-Grained Time-Based Layout Power Analysis
por: Li, Wenkai, et al.
Publicado: (2025)

Nexus Machine: An Active Message Inspired Reconfigurable Architecture for Irregular Workloads
por: Juneja, Rohan, et al.
Publicado: (2025)

EasyRider: Mitigating Power Transients in Datacenter-Scale Training Workloads
por: Jensen, Dillon, et al.
Publicado: (2026)

TCL: Enabling Fast and Efficient Cross-Hardware Tensor Program Optimization via Continual Learning
por: Shen, Chaoyao, et al.
Publicado: (2026)

CIMinus: Empowering Sparse DNN Workloads Modeling and Exploration on SRAM-based CIM Architectures
por: Qi, Yingjie, et al.
Publicado: (2025)

Low Power Approximate Multiplier Architecture for Deep Neural Networks
por: Jaswal, Pragun, et al.
Publicado: (2025)

3D-TrIM: A Memory-Efficient Spatial Computing Architecture for Convolution Workloads
por: Sestito, Cristian, et al.
Publicado: (2025)

LLM-Powered Code Analysis and Optimization for Gaussian Splatting Kernels
por: Hu, Yi, et al.
Publicado: (2025)

Power- and Area-Efficient Unary Sorting Architecture Using FSM-Based Unary Number Generator
por: Jalilvand, Amir Hossein, et al.
Publicado: (2025)

ArchPower: Dataset for Architecture-Level Power Modeling of Modern CPU Design
por: Zhang, Qijun, et al.
Publicado: (2025)

Workload Characterization for Branch Predictability
por: Vikas, FNU, et al.
Publicado: (2025)

ATHEENA: A Toolflow for Hardware Early-Exit Network Automation
por: Biggs, Benjamin, et al.
Publicado: (2023)

ROVER: RTL Optimization via Verified E-Graph Rewriting
por: Coward, Samuel, et al.
Publicado: (2024)

Low Power Vision Transformer Accelerator with Hardware-Aware Pruning and Optimized Dataflow
por: Hsiung, Ching-Lin, et al.
Publicado: (2025)

A Low-Power Sparse Deep Learning Accelerator with Optimized Data Reuse
por: Hsu, Kai-Chieh, et al.
Publicado: (2025)