CPPL: A Circuit Prompt Programming Language

Documenti analoghi

• PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
  di: Yin, Shuo, et al.
  Pubblicazione: (2026)
• Timing-driven Approximate Logic Synthesis Based on Double-chase Grey Wolf Optimizer
  di: Hu, Xiangfei, et al.
  Pubblicazione: (2024)
• Learning-driven Physically-aware Large-scale Circuit Gate Sizing
  di: Ye, Yuyang, et al.
  Pubblicazione: (2024)
• MixPE: Quantization and Hardware Co-design for Efficient LLM Inference
  di: Zhang, Yu, et al.
  Pubblicazione: (2024)
• ChatEDA: A Large Language Model Powered Autonomous Agent for EDA
  di: He, Zhuolun, et al.
  Pubblicazione: (2023)