:: Library Catalog

Imagen de Portada

Guardado en:

Detalles Bibliográficos
Autores principales:	Heidary, Masoud, Joardar, Biresh Kumar
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture Artificial Intelligence
Acceso en línea:	https://arxiv.org/abs/2605.18444
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Attacking AI Accelerators by Leveraging Arithmetic Properties of Addition
por: Heidary, Masoud, et al.
Publicado: (2026)

Exploration of Unary Arithmetic-Based Matrix Multiply Units for Low Precision DL Accelerators
por: Vellaisamy, Prabhu, et al.
Publicado: (2026)

YOCO: A Hybrid In-Memory Computing Architecture with 8-bit Sub-PetaOps/W In-Situ Multiply Arithmetic for Large-Scale AI
por: Xuan, Zihao, et al.
Publicado: (2023)

HePGA: A Heterogeneous Processing-in-Memory based GNN Training Accelerator
por: Ogbogu, Chukwufumnanya, et al.
Publicado: (2025)

AdAM: Adaptive Fault-Tolerant Approximate Multiplier for Edge DNN Accelerators
por: Taheri, Mahdi, et al.
Publicado: (2024)

Low Power Approximate Multiplier Architecture for Deep Neural Networks
por: Jaswal, Pragun, et al.
Publicado: (2025)

A Reconfigurable Multiplier Architecture for Error-Resilient Applications in RISC-V Core
por: Jaswal, Pragun, et al.
Publicado: (2026)

AC-Refiner: Efficient Arithmetic Circuit Optimization Using Conditional Diffusion Models
por: Xue, Chenhao, et al.
Publicado: (2025)

SAFFIRA: a Framework for Assessing the Reliability of Systolic-Array-Based DNN Accelerators
por: Taheri, Mahdi, et al.
Publicado: (2024)

Enable Lightweight and Precision-Scalable Posit/IEEE-754 Arithmetic in RISC-V Cores for Transprecision Computing
por: Li, Qiong, et al.
Publicado: (2025)

AxOMaP: Designing FPGA-based Approximate Arithmetic Operators using Mathematical Programming
por: Sahoo, Siva Satyendra, et al.
Publicado: (2023)

FARe: Fault-Aware GNN Training on ReRAM-based PIM Accelerators
por: Dhingra, Pratyush, et al.
Publicado: (2024)

OptGM: An Optimized Gate Merging Method to Mitigate NBTI in Digital Circuits
por: Hajisadeghi, Amir M., et al.
Publicado: (2025)

TRAM: Training Approximate Multiplier Structures for Low-Power AI Accelerators
por: Meng, Chang, et al.
Publicado: (2026)

Sustainable AI Processing at the Edge
por: Ollivier, Sébastien, et al.
Publicado: (2022)

RPU -- A Reasoning Processing Unit
por: Adiletta, Matthew, et al.
Publicado: (2026)

BitParticle: Partializing Sparse Dual-Factors to Build Quasi-Synchronizing MAC Arrays for Energy-efficient DNNs
por: Qiaoyuan, Feilong, et al.
Publicado: (2025)

From Fuzzy to Exact: The Halo Architecture for Infinite-Depth Reasoning via Rational Arithmetic
por: Ren, Hansheng
Publicado: (2026)

AttentionLego: An Open-Source Building Block For Spatially-Scalable Large Language Model Accelerator With Processing-In-Memory Technology
por: Cong, Rongqing, et al.
Publicado: (2024)

TPU-Gen: LLM-Driven Custom Tensor Processing Unit Generator
por: Vungarala, Deepak, et al.
Publicado: (2025)

HyperSense: Hyperdimensional Intelligent Sensing for Energy-Efficient Sparse Data Processing
por: Yun, Sanggeon, et al.
Publicado: (2024)

RISC-V R-Extension: Advancing Efficiency with Rented-Pipeline for Edge DNN Processing
por: Kim, Won Hyeok, et al.
Publicado: (2024)

FractalCloud: A Fractal-Inspired Architecture for Efficient Large-Scale Point Cloud Processing
por: Fu, Yuzhe, et al.
Publicado: (2025)

Formal that "Floats" High: Formal Verification of Floating Point Arithmetic
por: Mohanty, Hansa, et al.
Publicado: (2025)

GRAU: Generic Reconfigurable Activation Unit Design for Neural Network Hardware Accelerators
por: Liu, Yuhao, et al.
Publicado: (2026)

Bitwise Systolic Array Architecture for Runtime-Reconfigurable Multi-precision Quantized Multiplication on Hardware Accelerators
por: Liu, Yuhao, et al.
Publicado: (2026)

BiKA: Kolmogorov-Arnold-Network-inspired Ultra Lightweight Neural Network Hardware Accelerator
por: Liu, Yuhao, et al.
Publicado: (2026)

Optimizing Coverage-Driven Verification Using Machine Learning and PyUVM: A Novel Approach
por: Kumari, Suruchi, et al.
Publicado: (2025)

Effective Design Verification -- Constrained Random with Python and Cocotb
por: Gadde, Deepak Narayan, et al.
Publicado: (2024)

AceleradorSNN: A Neuromorphic Cognitive System Integrating Spiking Neural Networks and DynamicImage Signal Processing on FPGA
por: Gutierrez, Daniel, et al.
Publicado: (2026)

Pragmatic Formal Verification Methodology for Clock Domain Crossing (CDC)
por: Kumar, Aman, et al.
Publicado: (2024)

Verifying Non-friendly Formal Verification Designs: Can We Start Earlier?
por: Olmos, Bryan, et al.
Publicado: (2024)

Scalable Processing-Near-Memory for 1M-Token LLM Inference: CXL-Enabled KV-Cache Management Beyond GPU Limits
por: Kim, Dowon, et al.
Publicado: (2025)

All Artificial, Less Intelligence: GenAI through the Lens of Formal Verification
por: Gadde, Deepak Narayan, et al.
Publicado: (2024)

DeepV: A Model-Agnostic Retrieval-Augmented Framework for Verilog Code Generation with a High-Quality Knowledge Base
por: Ibnat, Zahin, et al.
Publicado: (2025)

Hey AI, Generate Me a Hardware Code! Agentic AI-based Hardware Design & Verification
por: Gadde, Deepak Narayan, et al.
Publicado: (2025)

Production-Grade Local LLM Inference on Apple Silicon: A Comparative Study of MLX, MLC-LLM, Ollama, llama.cpp, and PyTorch MPS
por: Rajesh, Varun, et al.
Publicado: (2025)

Reliable Interval Prediction of Minimum Operating Voltage Based on On-chip Monitors via Conformalized Quantile Regression
por: Yin, Yuxuan, et al.
Publicado: (2024)

KWT-Tiny: RISC-V Accelerated, Embedded Keyword Spotting Transformer
por: Al-Qawlaq, Aness, et al.
Publicado: (2024)

From RISC-V Cores to Neuromorphic Arrays: A Tutorial on Building Scalable Digital Neuromorphic Processors
por: Yousefzadeh, Amirreza
Publicado: (2025)