Saved in:
Bibliographic Details
Main Author: Chung, Chi Fei
Format: Preprint
Published: 2026
Subjects:
Online Access:https://arxiv.org/abs/2605.18612
Tags: Add Tag
No Tags, Be the first to tag this record!
Table of Contents:
  • As semiconductor scaling reaches the A16 / 2 nm node, the integration of co-packaged optics (CPO) via TSMC's Co-Packaged Optics Ultra Engine (COUPE) architecture introduces critical thermal-optical coupling challenges. Micro-ring resonators embedded in the Photonic Integrated Circuit (PIC) layer are exquisitely sensitive to temperature: a deviation of merely +-1.7 nm in resonant wavelength causes measurable Bit Error Rate (BER) degradation.