Copertina

HSCO-Bench: An Agent-Driven End-to-End Hardware-Software Co-design Benchmark for Systems-on-Chip

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Tsai, Pei-Huan, Chiu, Kuan-Lin, Baisi, William, Chen, Pin-Yu, Carloni, Luca P.
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design
di: Alvanaki, Elisavet Lydia, et al.
Pubblicazione: (2025)

MCMComm: Hardware-Software Co-Optimization for End-to-End Communication in Multi-Chip-Modules
di: Raj, Ritik, et al.
Pubblicazione: (2025)

AutoGNN: End-to-End Hardware-Driven Graph Preprocessing for Enhanced GNN Performance
di: Kang, Seungkwan, et al.
Pubblicazione: (2026)

Benchmarking End-To-End Performance of AI-Based Chip Placement Algorithms
di: Wang, Zhihai, et al.
Pubblicazione: (2024)

Hardware-Software Co-design for 3D-DRAM-based LLM Serving Accelerator
di: Li, Cong, et al.
Pubblicazione: (2026)

Inclusive-PIM: Hardware-Software Co-design for Broad Acceleration on Commercial PIM Architectures
di: Alsop, Johnathan, et al.
Pubblicazione: (2023)

FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification
di: Wan, Gwok-Waa, et al.
Pubblicazione: (2025)

elasticAI.explorer: Towards a Unified End-to-End Framework for Hardware-Aware Neural Architecture Search
di: Maman, Natalie, et al.
Pubblicazione: (2026)

Secure Software/Hardware Hybrid In-Field Testing for System-on-Chip
di: Mulhem, Saleh, et al.
Pubblicazione: (2024)

Hardware-Software Co-Design for Event-Driven SNN Deployment on Low-Cost Neuromorphic FPGAs
di: Lee, Jiwoon, et al.
Pubblicazione: (2026)

GenPairX: A Hardware-Algorithm Co-Designed Accelerator for Paired-End Read Mapping
di: Eudine, Julien, et al.
Pubblicazione: (2026)

HyperCroc: End-to-End Open-Source RISC-V MCU with a Plug-In Interface for Domain-Specific Accelerators
di: Sauter, Philippe, et al.
Pubblicazione: (2026)

Towards an End-To-End System for Real-Time Gesture Recognition from Surface Vibrations
di: Hettstedt, Florian, et al.
Pubblicazione: (2026)

Basilisk: An End-to-End Open-Source Linux-Capable RISC-V SoC in 130nm CMOS
di: Scheffler, Paul, et al.
Pubblicazione: (2024)

Who Checks the Checker? Enhancing Component-level Architectural SEU Fault Tolerance for End-to-End SoC Protection
di: Rogenmoser, Michael, et al.
Pubblicazione: (2026)

Torch2Chip: An End-to-end Customizable Deep Neural Network Compression and Deployment Toolkit for Prototype Hardware Accelerator Design
di: Meng, Jian, et al.
Pubblicazione: (2024)

GenDRAM:Hardware-Software Co-Design of General Platform in DRAM
di: Lu, Tsung-Han, et al.
Pubblicazione: (2026)

System-Level Design Space Exploration for High-Level Synthesis under End-to-End Latency Constraints
di: Liao, Yuchao, et al.
Pubblicazione: (2024)

C2HLSC: Can LLMs Bridge the Software-to-Hardware Design Gap?
di: Collini, Luca, et al.
Pubblicazione: (2024)

SoftmAP: Software-Hardware Co-design for Integer-Only Softmax on Associative Processors
di: Rakka, Mariam, et al.
Pubblicazione: (2024)

SOLE: Hardware-Software Co-design of Softmax and LayerNorm for Efficient Transformer Inference
di: Wang, Wenxun, et al.
Pubblicazione: (2025)

Efficient yet Accurate End-to-End SC Accelerator Design
di: Li, Meng, et al.
Pubblicazione: (2024)

PIMCOMP: An End-to-End DNN Compiler for Processing-In-Memory Accelerators
di: Sun, Xiaotian, et al.
Pubblicazione: (2024)

QiMeng: Fully Automated Hardware and Software Design for Processor Chip
di: Zhang, Rui, et al.
Pubblicazione: (2025)

ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
di: Yu, Zhongkai, et al.
Pubblicazione: (2026)

METRO: A Software-Hardware Co-Design of Interconnections for Spatial DNN Accelerators
di: Wang, Zhao, et al.
Pubblicazione: (2021)

Hardware-Software Co-Design for Accelerating Transformer Inference Leveraging Compute-in-Memory
di: Kim, Dong Eun, et al.
Pubblicazione: (2025)

NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
di: Zhou, Zhe, et al.
Pubblicazione: (2024)

CIMR-V: An End-to-End SRAM-based CIM Accelerator with RISC-V for AI Edge Device
di: and, Yan-Cheng Guo, et al.
Pubblicazione: (2025)

Towards Generalized On-Chip Communication for Programmable Accelerators in Heterogeneous Architectures
di: Zuckerman, Joseph, et al.
Pubblicazione: (2024)

MiCo: End-to-End Mixed Precision Neural Network Co-Exploration Framework for Edge AI
di: Jiang, Zijun, et al.
Pubblicazione: (2025)

Mamba-X: An End-to-End Vision Mamba Accelerator for Edge Computing Devices
di: Yoon, Dongho, et al.
Pubblicazione: (2025)

Voyager: An End-to-End Framework for Design-Space Exploration and Generation of DNN Accelerators
di: Prabhu, Kartik, et al.
Pubblicazione: (2025)

MERE: Hardware-Software Co-Design for Masking Cache Miss Latency in Embedded Processors
di: You, Dean, et al.
Pubblicazione: (2025)

PIM-FW: Hardware-Software Co-Design of All-pairs Shortest Paths in DRAM
di: Lu, Tsung-Han, et al.
Pubblicazione: (2025)

Accelerating Post-Quantum Cryptography via LLM-Driven Hardware-Software Co-Design
di: Liao, Yuchao, et al.
Pubblicazione: (2026)

Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS
di: Sauter, Philippe, et al.
Pubblicazione: (2025)

MemIntelli: A Generic End-to-End Simulation Framework for Memristive Intelligent Computing
di: Zhou, Houji, et al.
Pubblicazione: (2025)

FASE: FPGA-Assisted Syscall Emulation for Rapid End-to-End Processor Performance Validation
di: Meng, Chengzhen, et al.
Pubblicazione: (2025)

Cool-3D: An End-to-End Thermal-Aware Framework for Early-Phase Design Space Exploration of Microfluidic-Cooled 3DICs
di: Wang, Runxi, et al.
Pubblicazione: (2025)