Imagen de Portada

DAE4HLS: Exposing Memory-Level Parallelism for High-Level Synthesis using Explicit Decoupling

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Metz, David, Själander, Magnus
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

R-HLS: An IR for Dynamic High-Level Synthesis and Memory Disambiguation based on Regions and State Edges
por: Metz, David, et al.
Publicado: (2024)

ChatHLS: Towards Systematic Design Automation and Optimization for High-Level Synthesis
por: Li, Runkai, et al.
Publicado: (2025)

ForgeHLS: A Large-Scale, Open-Source Dataset for High-Level Synthesis
por: Peng, Zedong, et al.
Publicado: (2025)

SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators
por: Brignone, Giovanni, et al.
Publicado: (2024)

HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Level Synthesis Design Tasks
por: Abi-Karam, Stefan, et al.
Publicado: (2025)

Optimizing Energy Efficiency in Subthreshold RISC-V Cores
por: Djupdal, Asbjørn, et al.
Publicado: (2025)

ShadowBinding: Realizing Effective Microarchitectures for In-Core Secure Speculation Schemes
por: Kvalsvik, Amund Bergland, et al.
Publicado: (2025)

A DSP shared is a DSP earned: HLS Task-Level Multi-Pumping for High-Performance Low-Resource Designs
por: Brignone, Giovanni, et al.
Publicado: (2023)

HLStrans: Dataset for C-to-HLS Hardware Code Synthesis
por: Zou, Qingyun, et al.
Publicado: (2025)

DP-HLS: A High-Level Synthesis Framework for Accelerating Dynamic Programming Algorithms in Bioinformatics
por: Cao, Yingqi, et al.
Publicado: (2024)

Bench4HLS: End-to-End Evaluation of LLMs in High-Level Synthesis Code Generation
por: Khan, M Zafir Sadik, et al.
Publicado: (2026)

Hemlet: A Heterogeneous Compute-in-Memory Chiplet Architecture for Vision Transformers with Group-Level Parallelism
por: Wang, Cong, et al.
Publicado: (2025)

HLSPilot: LLM-based High-Level Synthesis
por: Xiong, Chenwei, et al.
Publicado: (2024)

Dynamic Loop Fusion in High-Level Synthesis
por: Szafarczyk, Robert, et al.
Publicado: (2025)

High-Level Surface Code Decoding via Parallel FFNNs on CIM Platforms
por: Wang, Hao, et al.
Publicado: (2024)

System-Level Design Space Exploration for High-Level Synthesis under End-to-End Latency Constraints
por: Liao, Yuchao, et al.
Publicado: (2024)

Stream-HLS: Towards Automatic Dataflow Acceleration
por: Basalama, Suhail, et al.
Publicado: (2025)

MING: An Automated CNN-to-Edge MLIR HLS framework
por: Bi, Jiahong, et al.
Publicado: (2026)

High-Level Synthesis of Digital Circuits from Template Haskell and SDF-AP
por: Folmer, Hendrik, et al.
Publicado: (2025)

FIFOAdvisor: A DSE Framework for Automated FIFO Sizing of High-Level Synthesis Designs
por: Abi-Karam, Stefan, et al.
Publicado: (2025)

Efficient Open Modification Spectral Library Searching in High-Dimensional Space with Multi-Level-Cell Memory
por: Fan, Keming, et al.
Publicado: (2024)

SPRING: Systematic Profiling of Randomly Interconnected Neural Networks Generated by HLS
por: Shi, Rui, et al.
Publicado: (2025)

Analyzing the capabilities of HLS and RTL tools in the design of an FPGA Montgomery Multiplier
por: Ifrim, Rares, et al.
Publicado: (2025)

AutoPower: Automated Few-Shot Architecture-Level Power Modeling by Power Group Decoupling
por: Zhang, Qijun, et al.
Publicado: (2025)

RealProbe: An Automated and Lightweight Performance Profiler for In-FPGA Execution of High-Level Synthesis Designs
por: Kim, Jiho, et al.
Publicado: (2025)

Automatic Hardware Pragma Insertion in High-Level Synthesis: A Non-Linear Programming Approach
por: Pouget, Stéphane, et al.
Publicado: (2024)

Are LLMs Any Good for High-Level Synthesis?
por: Liao, Yuchao, et al.
Publicado: (2024)

Deep Inverse Design for High-Level Synthesis
por: Chang, Ping, et al.
Publicado: (2024)

High-Level Synthesis using SDF-AP, Template Haskell, QuasiQuotes, and GADTs to Generate Circuits from Hierarchical Input Specification
por: Folmer, Hendrik
Publicado: (2025)

Evaluating Large Language Models for Automatic Register Transfer Logic Generation via High-Level Synthesis
por: Swaroopa, Sneha, et al.
Publicado: (2024)

Mugi: Value Level Parallelism For Efficient LLMs
por: Price, Daniel, et al.
Publicado: (2026)

Exposing Shadow Branches
por: Pepi, Chrysanthos, et al.
Publicado: (2024)

Relational Hoare Logic for High-Level Synthesis of Hardware Accelerators
por: Tanaka, Izumi, et al.
Publicado: (2026)

Iceberg: Enhancing HLS Modeling with Synthetic Data
por: Ding, Zijian, et al.
Publicado: (2025)

FlexMem: High-Parallel Near-Memory Architecture for Flexible Dataflow in Fully Homomorphic Encryption
por: Shi, Shangyi, et al.
Publicado: (2025)

SIRA: Scaled-Integer Range Analysis for Optimizing FPGA Dataflow Neural Network Accelerators
por: Umuroglu, Yaman, et al.
Publicado: (2025)

Maximizing Memory-Level Parallelism via Integrated Stochastic Logic-in-Memory Architectures
por: Razi, Farzad, et al.
Publicado: (2026)

Asynchronous Memory Access Unit: Exploiting Massive Parallelism for Far Memory Access
por: Wang, Luming, et al.
Publicado: (2024)

OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
por: Sarkar, Rishov, et al.
Publicado: (2025)

ForgeBench: A Machine Learning Benchmark Suite and Auto-Generation Framework for Next-Generation HLS Tools
por: Wanna, Andy, et al.
Publicado: (2025)