Imagen de Portada

An Energy-Efficient Approximate Posit Multiply-Divide Unit

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Thotli, Rishi, Jonnalagadda, Aditya Anirudh, Hulsurkar, Rishabh, Uppugunduru, Anil Kumar, Veeramachaneni, Sreehari, Ahmed, Syed Ershad, Gustafson, John
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Closing the Gap Between Float and Posit Hardware Efficiency
por: Jonnalagadda, Aditya Anirudh, et al.
Publicado: (2026)

Approximate Signed Multiplier with Sign-Focused Compressor for Edge Detection Applications
por: Krishna, L. Hemanth, et al.
Publicado: (2025)

Jack Unit: An Area- and Energy-Efficient Multiply-Accumulate (MAC) Unit Supporting Diverse Data Formats
por: Noh, Seock-Hwan, et al.
Publicado: (2025)

HPR-Mul: An Area and Energy-Efficient High-Precision Redundancy Multiplier by Approximate Computing
por: Vafaei, Jafar, et al.
Publicado: (2024)

tubGEMM: Energy-Efficient and Sparsity-Effective Temporal-Unary-Binary Based Matrix Multiply Unit
por: Vellaisamy, Prabhu, et al.
Publicado: (2024)

Hardware-Efficient CNNs: Interleaved Approximate FP32 Multipliers for Kernel Computation
por: Gowda, Bindu G, et al.
Publicado: (2025)

An Architectural Error Metric for CNN-Oriented Approximate Multipliers
por: Liu, Ao, et al.
Publicado: (2024)

Efficient Multi-Cycle Folded Integer Multipliers
por: Houraniah, Ahmad, et al.
Publicado: (2023)

Floating-Point Multiply-Add with Approximate Normalization for Low-Cost Matrix Engines
por: Alexandridis, Kosmas, et al.
Publicado: (2024)

Evaluation of Posits for Spectral Analysis Using a Software-Defined Dataflow Architecture
por: Deshmukh, Sameer, et al.
Publicado: (2024)

FPGA-Based Multiplier with a New Approximate Full Adder for Error-Resilient Applications
por: Ranjbar, Ali, et al.
Publicado: (2025)

E2AFS: Energy-Efficient Approximate Floating Point Square Rooter for Error Tolerant Computing
por: Goyal, Prateek, et al.
Publicado: (2026)

Late Breaking Results: A RISC-V ISA Extension for Chaining in Scalar Processors
por: Colagrande, Luca, et al.
Publicado: (2025)

Small Logic-based Multipliers with Incomplete Sub-Multipliers for FPGAs
por: Böttcher, Andreas, et al.
Publicado: (2024)

Leveraging Highly Approximated Multipliers in DNN Inference
por: Zervakis, Georgios, et al.
Publicado: (2024)

Hardware-Efficient Accurate 4-bit Multiplier for Xilinx 7 Series FPGAs
por: Kida, Misaki, et al.
Publicado: (2025)

UFO-MAC: A Unified Framework for Optimization of High-Performance Multipliers and Multiply-Accumulators
por: Zuo, Dongsheng, et al.
Publicado: (2024)

Approximate Multiplier Induced Error Propagation in Deep Neural Networks
por: Alahakoon, A. M. H. H., et al.
Publicado: (2025)

Low Power Approximate Multiplier Architecture for Deep Neural Networks
por: Jaswal, Pragun, et al.
Publicado: (2025)

HALOC-AxA: An Area/-Energy-Efficient Approximate Adder for Image Processing Application
por: Ziad, Hasnain A., et al.
Publicado: (2025)

Exploration of Unary Arithmetic-Based Matrix Multiply Units for Low Precision DL Accelerators
por: Vellaisamy, Prabhu, et al.
Publicado: (2026)

DAISM: Digital Approximate In-SRAM Multiplier-based Accelerator for DNN Training and Inference
por: Sonnino, Lorenzo, et al.
Publicado: (2023)

Efficient FIR filtering with Bit Layer Multiply Accumulator
por: Liguori, Vincenzo
Publicado: (2024)

On the Systematic Creation of Faithfully Rounded Commutative Truncated Booth Multipliers
por: Drane, Theo, et al.
Publicado: (2024)

AxMoE: Characterizing the Impact of Approximate Multipliers on Mixture-of-Experts DNN Architectures
por: Shende, Omkar B, et al.
Publicado: (2026)

Analyzing the capabilities of HLS and RTL tools in the design of an FPGA Montgomery Multiplier
por: Ifrim, Rares, et al.
Publicado: (2025)

Virgo: Cluster-level Matrix Unit Integration in GPUs for Scalability and Energy Efficiency
por: Kim, Hansung, et al.
Publicado: (2024)

DOMAC: Differentiable Optimization for High-Speed Multipliers and Multiply-Accumulators
por: Xue, Chenhao, et al.
Publicado: (2025)

Design of a Reformed Array Logic Binary Multiplier for High-Speed Computations
por: Mohammad, Sakib, et al.
Publicado: (2024)

Building Reliable Arithmetic Multipliers Under NBTI Aging and Process Variations
por: Heidary, Masoud, et al.
Publicado: (2026)

PPU: Design and Implementation of a Pipelined Full Posit Processing Unit
por: Rossi, Federico, et al.
Publicado: (2023)

Energy-Aware Heterogeneous Federated Learning via Approximate DNN Accelerators
por: Pfeiffer, Kilian, et al.
Publicado: (2024)

A Logic-Reuse Approach to Nibble-based Multiplier Design for Low Power Vector Computing
por: Chowdhury, Md Rownak Hossain, et al.
Publicado: (2026)

Multiplier Design Addressing Area-Delay Trade-offs by using DSP and Logic resources on FPGAs
por: Böttcher, Andreas, et al.
Publicado: (2024)

Efficient Hardware Implementation of Modular Multiplier over GF (2m) on FPGA
por: Kumari, Ruby, et al.
Publicado: (2025)

Increasing the Energy-Efficiency of Wearables Using Low-Precision Posit Arithmetic with PHEE
por: Mallasén, David, et al.
Publicado: (2025)

RangeGuard: Efficient, Bounded Approximate Error Correction for Reliable DNNs
por: Ko, Hanum, et al.
Publicado: (2026)

A Novel FPGA-based CNN Hardware Accelerator: Optimization for Convolutional Layers using Karatsuba Ofman Multiplier
por: Sarkar, Amit
Publicado: (2024)

L2R-CIPU: Efficient CNN Computation with Left-to-Right Composite Inner Product Units
por: Nisar, Malik Zohaib, et al.
Publicado: (2024)

Efficient Nonlinear Function Approximation in Analog Resistive Crossbars for Recurrent Neural Networks
por: Yang, Junyi, et al.
Publicado: (2024)