Image de couverture de livre

Code size reduction by advanced near addressing modes

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Nuernberger, Kajetan, Roecker, Thomas, Fueto, Gergely, Spaits, Gabor, Lehser, Horst
Format:	Preprint
Publié:	2026
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

System-Level Isolation for Mixed-Criticality RISC-V SoCs: A "World" Reality Check
par: Cunha, Luis, et autres
Publié: (2026)

RISC-V V Vector Extension (RVV) with reduced number of vector registers
par: Jacobs, Eino, et autres
Publié: (2024)

Virtual memory for real-time systems using hPMP
par: Walluszik, Konrad, et autres
Publié: (2025)

RISC-V Needs Secure 'Wheels': the MCU Initiator-Side Perspective
par: Pinto, Sandro, et autres
Publié: (2024)

The Landscape of Compute-near-memory and Compute-in-memory: A Research and Commercial Overview
par: Khan, Asif Ali, et autres
Publié: (2024)

A comparative study on power delivery aspects of compute-in/near-memory approaches using DRAM
par: Raman, Siddhartha Raman Sundara, et autres
Publié: (2026)

Error Detection and Correction Codes for Safe In-Memory Computations
par: Parrini, Luca, et autres
Publié: (2024)

HLStrans: Dataset for C-to-HLS Hardware Code Synthesis
par: Zou, Qingyun, et autres
Publié: (2025)

A comprehensive study on ILP acceleration accounting for sparsity, area, energy, data movement using near-memory architecture
par: Raman, Siddhartha Raman Sundara, et autres
Publié: (2026)

LLM-Powered Code Analysis and Optimization for Gaussian Splatting Kernels
par: Hu, Yi, et autres
Publié: (2025)

A complete discussion on fully reconfigurable, digital, scalable, graph and sparsity-aware near-memory accelerator for graph neural networks
par: Raman, Siddhartha Raman Sundara, et autres
Publié: (2026)

Be CIM or Be Memory: A Dual-mode-aware DNN Compiler for CIM Accelerators
par: Zhao, Shixin, et autres
Publié: (2025)

LEXI: Lossless Exponent Coding for Efficient Inter-Chiplet Communication in Hybrid LLMs
par: Sun, Miao, et autres
Publié: (2026)

High-Level Surface Code Decoding via Parallel FFNNs on CIM Platforms
par: Wang, Hao, et autres
Publié: (2024)

Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
par: Xie, Rui, et autres
Publié: (2025)

From RTL to Prompt Coding: Empowering the Next Generation of Chip Designers through LLMs
par: Krupp, Lukas, et autres
Publié: (2026)

Spec2Cov: An Agentic Framework for Code Coverage Closure of Digital Hardware Designs
par: Lowe, Sean, et autres
Publié: (2026)

Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form
par: Roy, Prithwish Basu, et autres
Publié: (2025)

Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
par: Lei, Jie, et autres
Publié: (2026)

SimulatorCoder: DNN Accelerator Simulator Code Generation and Optimization via Large Language Models
par: Xia, Yuhuan, et autres
Publié: (2026)

Wit-HW: Bug Localization in Hardware Design Code via Witness Test Case Generation
par: Ma, Ruiyang, et autres
Publié: (2025)

AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code
par: Tan, Yan, et autres
Publié: (2025)

HDLFORGE: A Two-Stage Multi-Agent Framework for Efficient Verilog Code Generation with Adaptive Model Escalation
par: Abdollahi, Armin, et autres
Publié: (2026)

ABI: A tightly integrated, unified, sparsity-aware, reconfigurable, compute near-register file/cache GPU architecture with light-weight softmax for deep learning, linear algebra, and Ising compute
par: Raman, Siddhartha Raman Sundara, et autres
Publié: (2026)

Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems
par: Yu, Zhongzhi, et autres
Publié: (2025)

A RISC-V MCU with adaptive reverse body bias and ultra-low-power retention mode in 22 nm FD-SOI
par: Bauer, Heiner, et autres
Publié: (2023)

Development of an Energy-Efficient and Real-Time Data Movement Strategy for Next-Generation Heterogeneous Mixed-Criticality Systems
par: Benz, Thomas
Publié: (2026)

Convolutions Predictable Offloading to an Accelerator: Formalization and Optimization
par: Husson, Benjamin, et autres
Publié: (2026)

HyperCroc: End-to-End Open-Source RISC-V MCU with a Plug-In Interface for Domain-Specific Accelerators
par: Sauter, Philippe, et autres
Publié: (2026)

16 Years of SPEC Power: An Analysis of x86 Energy Efficiency Trends
par: Tröpgen, Hannes, et autres
Publié: (2024)

A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
par: Benz, Thomas, et autres
Publié: (2025)

RTL Verification for Secure Speculation Using Contract Shadow Logic
par: Tan, Qinhan, et autres
Publié: (2024)

Circuit decompositions and scheduling for neutral atom devices with limited local addressability
par: Nottingham, Natalia, et autres
Publié: (2023)

FlooNoC: A 645 Gbps/link 0.15 pJ/B/hop Open-Source NoC with Wide Physical Links and End-to-End AXI4 Parallel Multi-Stream Support
par: Fischer, Tim, et autres
Publié: (2024)

Insights from Basilisk: Are Open-Source EDA Tools Ready for a Multi-Million-Gate, Linux-Booting RV64 SoC Design?
par: Sauter, Philippe, et autres
Publié: (2024)

Basilisk: An End-to-End Open-Source Linux-Capable RISC-V SoC in 130nm CMOS
par: Scheffler, Paul, et autres
Publié: (2024)

In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
par: Spagnolo, Tommaso, et autres
Publié: (2026)

RISC-V processor enhanced with a dynamic micro-decoder unit
par: Pottier, Juliette, et autres
Publié: (2024)

Toward Open-Source Chiplets for HPC and AI: Occamy and Beyond
par: Scheffler, Paul, et autres
Publié: (2025)

Towards Reliable Systems: A Scalable Approach to AXI4 Transaction Monitoring
par: Liang, Chaoqun, et autres
Publié: (2025)