Imagen de Portada

CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Goswami, Kaustav, Babaie, Maryam, Nguyen, Hoa, Akella, Venkatesh, Lowe-Power, Jason
Formato:	Preprint
Publicado:	2026
Materias:	Hardware Architecture I.6.0
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Space-Control: Process-Level Isolation for Sharing CXL-based Disaggregated Memory
por: Goswami, Kaustav, et al.
Publicado: (2026)

parti-gem5: gem5's Timing Mode Parallelised
por: Cubero-Cascante, José, et al.
Publicado: (2023)

CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation
por: Wang, Yanjing, et al.
Publicado: (2024)

HammerSim: A System-Level Tool to Model RowHammer
por: Goswami, Kaustav, et al.
Publicado: (2026)

CXL-GPU: Pushing GPU Memory Boundaries with the Integration of CXL Technologies
por: Gouk, Donghyun, et al.
Publicado: (2025)

Enabling Efficient Transaction Processing on CXL-Based Memory Sharing
por: Wang, Zhao, et al.
Publicado: (2025)

The Case for Persistent CXL switches
por: Hadi, Khan Shaikhul, et al.
Publicado: (2025)

Pooling Engram Conditional Memory in Large Language Models using CXL
por: Ma, Ruiyang, et al.
Publicado: (2026)

Octopus: Enhancing CXL Memory Pods via Sparse Topology
por: Zhong, Yuhong, et al.
Publicado: (2025)

LMB: Augmenting PCIe Devices with CXL-Linked Memory Buffer
por: Wang, Jiapin, et al.
Publicado: (2024)

Performance Characterizations and Usage Guidelines of Samsung CXL Memory Module Hybrid Prototype
por: Zeng, Jianping, et al.
Publicado: (2025)

Pickle Prefetcher: Programmable and Scalable Last-Level Cache Prefetcher
por: Nguyen, Hoa, et al.
Publicado: (2025)

Choreographer: A Full-System Framework for Fine-Grained Tasks in Cache Hierarchies
por: Nguyen, Hoa, et al.
Publicado: (2025)

IBEX: Internal Bandwidth-Efficient Compression Architecture for Scalable CXL Memory Expansion
por: Ko, Younghoon, et al.
Publicado: (2026)

A Full-System Simulation Framework for CXL-Based SSD Memory System
por: Wang, Yaohui, et al.
Publicado: (2025)

NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
por: Zhou, Zhe, et al.
Publicado: (2024)

Low-overhead General-purpose Near-Data Processing in CXL Memory Expanders
por: Ham, Hyungkyu, et al.
Publicado: (2024)

Architectural and System Implications of CXL-enabled Tiered Memory
por: Yang, Yujie, et al.
Publicado: (2025)

Re-thinking Memory-Bound Limitations in CGRAs
por: Liu, Xiangfeng, et al.
Publicado: (2025)

Pushing the Memory Bandwidth Wall with CXL-enabled Idle I/O Bandwidth Harvesting
por: Kadiyala, Divya Kiran, et al.
Publicado: (2025)

FPGA-based Emulation and Device-Side Management for CXL-based Memory Tiering Systems
por: Chen, Yiqi, et al.
Publicado: (2025)

From Block to Byte: Transforming PCIe SSDs with CXL Memory Protocol and Instruction Annotation
por: Kwon, Miryeong, et al.
Publicado: (2025)

Cosmos: A CXL-Based Full In-Memory System for Approximate Nearest Neighbor Search
por: Ko, Seoyoung, et al.
Publicado: (2025)

Toward Reproducible and Standardized Computer Architecture Simulation with gem5
por: Pai, Kunal, et al.
Publicado: (2025)

CXLMemSim: A pure software simulated CXL.mem for performance characterization
por: Yang, Yiwei, et al.
Publicado: (2023)

A Novel Extensible Simulation Framework for CXL-Enabled Systems
por: An, Yuda, et al.
Publicado: (2024)

Toleo: Scaling Freshness to Tera-scale Memory using CXL and PIM
por: Dong, Juechu, et al.
Publicado: (2024)

SkyByte: Architecting an Efficient Memory-Semantic CXL-based SSD with OS and Hardware Co-design
por: Zhang, Haoyang, et al.
Publicado: (2025)

CXL-Interference: Analysis and Characterization in Modern Computer Systems
por: Mao, Shunyu, et al.
Publicado: (2024)

CXL Topology-Aware and Expander-Driven Prefetching: Unlocking SSD Performance
por: Oh, Dongsuk, et al.
Publicado: (2025)

An Introduction to the Compute Express Link (CXL) Interconnect
por: Sharma, Debendra Das, et al.
Publicado: (2023)

TRACE: Unlocking Effective CXL Bandwidth via Lossless Compression and Precision Scaling
por: Xie, Rui, et al.
Publicado: (2025)

TDRAM: Tag-enhanced DRAM for Efficient Caching
por: Babaie, Maryam, et al.
Publicado: (2024)

CXLRAMSim v1.0: System-Level Exploration of CXL Memory Expander Cards
por: Pathak, Karan, et al.
Publicado: (2026)

cMPI: Using CXL Memory Sharing for MPI One-Sided and Two-Sided Inter-Node Communications
por: Wang, Xi, et al.
Publicado: (2025)

Cohet: A CXL-Driven Coherent Heterogeneous Computing Framework with Hardware-Calibrated Full-System Simulation
por: Wang, Yanjing, et al.
Publicado: (2025)

PIM Is All You Need: A CXL-Enabled GPU-Free System for Large Language Model Inference
por: Gu, Yufeng, et al.
Publicado: (2025)

ICGMM: CXL-enabled Memory Expansion with Intelligent Caching Using Gaussian Mixture Model
por: Chen, Hanqiu, et al.
Publicado: (2024)

Portable Targeted Sampling Framework Using LLVM
por: Qiu, Zhantong, et al.
Publicado: (2025)

Potential and Limitation of High-Frequency Cores and Caches
por: Pai, Kunal, et al.
Publicado: (2024)