Copertina

Linear Complexity Fermionic Simulation on Quantum Devices with Hardware Connectivity Constraints

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Gao, Xiangyu, Li, Winston, Li, Jiakang, Li, Zirui, Huang, Yipeng, Iancu, Costin, Zhang, Eddy Z.
Natura:	Preprint
Pubblicazione:	2026
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Genesis: A Compiler Framework for Hamiltonian Simulation on Hybrid CV-DV Quantum Computers
di: Chen, Zihan, et al.
Pubblicazione: (2025)

Quantum Hardware Roofline: Evaluating the Impact of Gate Expressivity on Quantum Processor Design
di: Kalloor, Justin, et al.
Pubblicazione: (2024)

Linear Depth QFT over IBM Heavy-hex Architecture
di: Gao, Xiangyu, et al.
Pubblicazione: (2024)

Hardware-Aware DNN Compression for Homogeneous Edge Devices
di: Zhang, Kunlong, et al.
Pubblicazione: (2025)

A Hardware-Aware Gate Cutting Framework for Practical Quantum Circuit Knitting
di: Ren, Xiangyu, et al.
Pubblicazione: (2024)

Overmind NSA: A Unified Neuro-Symbolic Computing Architecture with Approximate Nonlinear Activations and Preemptive Memory Bypass
di: Wang, Weilun, et al.
Pubblicazione: (2026)

Algorithm and Hardware Co-Design for Efficient Complex-Valued Uncertainty Estimation
di: Zhang, Zehuan, et al.
Pubblicazione: (2026)

SkyByte: Architecting an Efficient Memory-Semantic CXL-based SSD with OS and Hardware Co-design
di: Zhang, Haoyang, et al.
Pubblicazione: (2025)

An Efficient Sparse Hardware Accelerator for Spike-Driven Transformer
di: Li, Zhengke, et al.
Pubblicazione: (2025)

AHASD: Asynchronous Heterogeneous Architecture for LLM Adaptive Drafting Speculative Decoding on Mobile Devices
di: Zirui, Ma, et al.
Pubblicazione: (2026)

Overcoming Quadratic Hardware Scaling for a Fully Connected Digital Oscillatory Neural Network
di: Haverkort, Bram, et al.
Pubblicazione: (2025)

Vorion: A RISC-V GPU with Hardware-Accelerated 3D Gaussian Rendering and Training
di: Wang, Yipeng, et al.
Pubblicazione: (2025)

FETTA: Flexible and Efficient Hardware Accelerator for Tensorized Neural Network Training
di: Lu, Jinming, et al.
Pubblicazione: (2025)

AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
di: Yan, Zhiyuan, et al.
Pubblicazione: (2024)

NX-CGRA: A Programmable Hardware Accelerator for Core Transformer Algorithms on Edge Devices
di: Prasad, Rohit
Pubblicazione: (2025)

AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs
di: Fang, Wenji, et al.
Pubblicazione: (2024)

Cohet: A CXL-Driven Coherent Heterogeneous Computing Framework with Hardware-Calibrated Full-System Simulation
di: Wang, Yanjing, et al.
Pubblicazione: (2025)

Low-latency D-MIMO Localization using Distributed Scalable Message-Passing Algorithm
di: Iancu, Dumitra, et al.
Pubblicazione: (2025)

Manticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous Parallelism
di: Emami, Mahyar, et al.
Pubblicazione: (2023)

Energy-Efficient p-Bit-Based Fully-Connected Quantum-Inspired Simulated Annealer with Dual BRAM Architecture
di: Onizawa, Naoya, et al.
Pubblicazione: (2026)

Automatic Hardware Pragma Insertion in High-Level Synthesis: A Non-Linear Programming Approach
di: Pouget, Stéphane, et al.
Pubblicazione: (2024)

Systolic Array Acceleration of Diagonal-Optimized Sparse-Sparse Matrix Multiplication for Efficient Quantum Simulation
di: Su, Yuchao, et al.
Pubblicazione: (2025)

RHS-TRNG: A Resilient High-Speed True Random Number Generator Based on STT-MTJ Device
di: Fu, Siqing, et al.
Pubblicazione: (2023)

PIM-FW: Hardware-Software Co-Design of All-pairs Shortest Paths in DRAM
di: Lu, Tsung-Han, et al.
Pubblicazione: (2025)

Harmonia: Algorithm-Hardware Co-Design for Memory- and Compute-Efficient BFP-based LLM Inference
di: Wang, Xinyu, et al.
Pubblicazione: (2026)

TurboFuzz: FPGA Accelerated Hardware Fuzzing for Processor Agile Verification
di: Zhong, Yang, et al.
Pubblicazione: (2025)

Gaze into the Pattern: Characterizing Spatial Patterns with Internal Temporal Correlations for Hardware Prefetching
di: Chen, Zixiao, et al.
Pubblicazione: (2024)

ANCoEF: Asynchronous Neuromorphic Algorithm/Hardware Co-Exploration Framework with a Fully Asynchronous Simulator
di: Zhang, Jian, et al.
Pubblicazione: (2024)

SimulatorCoder: DNN Accelerator Simulator Code Generation and Optimization via Large Language Models
di: Xia, Yuhuan, et al.
Pubblicazione: (2026)

Fault-Free Analog Computing with Imperfect Hardware
di: Xu, Zhicheng, et al.
Pubblicazione: (2025)

RT-NeRF: Real-Time On-Device Neural Radiance Fields Towards Immersive AR/VR Rendering
di: Li, Chaojian, et al.
Pubblicazione: (2022)

Sustainable Hardware Specialization
di: Dangi, Pranav, et al.
Pubblicazione: (2024)

HFRWKV: A High-Performance Fully On-Chip Hardware Accelerator for RWKV
di: Shijie, Liu, et al.
Pubblicazione: (2026)

Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
di: Huo, Juncheng, et al.
Pubblicazione: (2025)

Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems
di: Yu, Zhongzhi, et al.
Pubblicazione: (2025)

Online Learning Extreme Learning Machine with Low-Complexity Predictive Plasticity Rule and FPGA Implementation
di: Zang, Zhenya, et al.
Pubblicazione: (2025)

Bi-SamplerZ: A Hardware-Efficient Gaussian Sampler Architecture for Quantum-Resistant Falcon Signatures
di: Zhao, Binke, et al.
Pubblicazione: (2025)

Hardware-Software Co-design for 3D-DRAM-based LLM Serving Accelerator
di: Li, Cong, et al.
Pubblicazione: (2026)

AutoPDR: Circuit-Aware Solver Configuration Prediction for Hardware Model Checking
di: Hu, Guangyu, et al.
Pubblicazione: (2026)

MCPT-Solver: An Monte Carlo Algorithm Solver Using MTJ Devices for Particle Transport Problems
di: Fu, Siqing, et al.
Pubblicazione: (2026)