A 32-Channel 3.53-μW Per Channel Brain-Machine Interface SoC Featuring Dual-Threshold Delta-modulation, In-Memory Spike Detection and Bi-SNN Based Motor Decoding

Documenti analoghi

• 1024-Channel 0.8V 23.9-nW/Channel Event-based Compute In-memory Neural Spike Detector
  di: Ke, Ye, et al.
  Pubblicazione: (2025)
• An Event-Driven E-Skin System with Dynamic Binary Scanning and real time SNN Classification
  di: Li, Gaishan, et al.
  Pubblicazione: (2026)
• SRAM-Based Compute-in-Memory Accelerator for Linear-decay Spiking Neural Networks
  di: Shang, Hongyang, et al.
  Pubblicazione: (2026)
• SNNF: An SNN-based Near-Sensor Noise Filter for Dynamic Vision Sensors
  di: Yang, Yahan, et al.
  Pubblicazione: (2026)
• A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator
  di: Yang, Junyi, et al.
  Pubblicazione: (2026)