HW/SW Co-Design of a Specific Accelerator for Robotic Computer Vision
Fuente:
Redalyc
Saved in:
| Main Author: | |
|---|---|
| Format: | Artículo científico |
| Language: | en |
| Published: |
Instituto Politécnico Nacional
2015
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1876441669413371904 |
|---|---|
| author | Adrian Pedroza de la Crúz |
| author_facet | Adrian Pedroza de la Crúz |
| contents | HW/SW Co-Design of a Specific Accelerator for Robotic Computer Vision Adrian Pedroza de la Crúz Miguel Ángel Carrazco Díaz Susana Ortega Cisneros Juan José Raygoza Panduro Jorge Rivera Domínguez Federico Sandoval Ibarra Computación field Verilog Linux driver PCIe framework hardware design This paper presents an image processing application focused on robotic computer vision. The codesign is divided into three main parts: a hardware accelerator, a PCIe® based framework for HW/SW link, and application software. The implemented accelerator performs preprocessing for facial recognition in order to reduce the workload in the main system processor. The hardware layer is implemented in Altera FPGAs, while the project software layer provides a device driver for Linux to link the user application with the coprocessor. The user application controls the data transfer between the operating system and the device driver. The platform allows rapid prototyping of accelerators, taking advantage of the duality of a programmable hardware and a general purpose processor connected through a PCIe® link. The proposed architecture enables codesign of various image processing algorithms. In this case, the results of the design of an accelerator that performs histogram equalization for contrast correction of color images are presented. 2015 artículo científico 1405-5546 https://www.redalyc.org/articulo.oa?id=61541546009 en http://www.redalyc.org/revista.oa?id=615 Computación y Sistemas application/pdf Instituto Politécnico Nacional Computación y Sistemas (México) Num.3 Vol.19 |
| format | Artículo científico |
| id | redalyc_61541546009 |
| institution | Redalyc |
| language | en |
| publishDate | 2015 |
| publisher | Instituto Politécnico Nacional |
| spellingShingle | HW/SW Co-Design of a Specific Accelerator for Robotic Computer Vision Adrian Pedroza de la Crúz Computación field Verilog Linux driver PCIe framework hardware design HW/SW Co-Design of a Specific Accelerator for Robotic Computer Vision Adrian Pedroza de la Crúz Miguel Ángel Carrazco Díaz Susana Ortega Cisneros Juan José Raygoza Panduro Jorge Rivera Domínguez Federico Sandoval Ibarra Computación field Verilog Linux driver PCIe framework hardware design This paper presents an image processing application focused on robotic computer vision. The codesign is divided into three main parts: a hardware accelerator, a PCIe® based framework for HW/SW link, and application software. The implemented accelerator performs preprocessing for facial recognition in order to reduce the workload in the main system processor. The hardware layer is implemented in Altera FPGAs, while the project software layer provides a device driver for Linux to link the user application with the coprocessor. The user application controls the data transfer between the operating system and the device driver. The platform allows rapid prototyping of accelerators, taking advantage of the duality of a programmable hardware and a general purpose processor connected through a PCIe® link. The proposed architecture enables codesign of various image processing algorithms. In this case, the results of the design of an accelerator that performs histogram equalization for contrast correction of color images are presented. 2015 artículo científico 1405-5546 https://www.redalyc.org/articulo.oa?id=61541546009 en http://www.redalyc.org/revista.oa?id=615 Computación y Sistemas application/pdf Instituto Politécnico Nacional Computación y Sistemas (México) Num.3 Vol.19 |
| title | HW/SW Co-Design of a Specific Accelerator for Robotic Computer Vision |
| topic | Computación field Verilog Linux driver PCIe framework hardware design |
| url | https://www.redalyc.org/articulo.oa?id=61541546009 |