Saved in:
| Main Author: | Tomás Sierra-Polanco |
|---|---|
| Format: | Artículo científico |
| Language: | en |
| Published: |
Universidad Militar Nueva Granada
2018
|
| Subjects: | |
| Online Access: | https://www.redalyc.org/articulo.oa?id=91158463003 https://www.redalyc.org/journal/911/91158463003/ https://www.redalyc.org/journal/911/91158463003/html/ https://www.redalyc.org/journal/911/91158463003/91158463003.epub https://www.redalyc.org/journal/911/91158463003/movil |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
Modular Programming of functions for turbo product codes on FPGA
by: Cecilia Esperanza Sandoval Ruiz
Published: (2008)
by: Cecilia Esperanza Sandoval Ruiz
Published: (2008)
Codificador de fuente programado en VHDL para dispositivos de hardware reconfigurable
by: Cecilia Sandoval
Published: (2006)
by: Cecilia Sandoval
Published: (2006)
Position sensitive detection system for charged particles
by: E.A. Coello
Published: (2012)
by: E.A. Coello
Published: (2012)
Capture of events midi in parallel with FPGAs
by: Adriano de Luca Pennachia
Published: (2004)
by: Adriano de Luca Pennachia
Published: (2004)
Parametric Decimal Division using Hardware Description Language
by: Jorge Hernán López Botero
Published: (2020)
by: Jorge Hernán López Botero
Published: (2020)
MODULACIÓN PWM EN FPGA BASADO EN MÁQUINAS DE ESTADO FINITO
by: DORA MARÍA BALLESTEROS
Published: (2008)
by: DORA MARÍA BALLESTEROS
Published: (2008)
Predicción del deterioro de los componentes metálicos de una Estación Reductora de Presión implementando el método de la cadena de Márkov
by: Jorge Hernán López
Published: (2020)
by: Jorge Hernán López
Published: (2020)
Controlador difuso parametrizable basado en un núcleo de procesamiento reconfigurable descrito en VHDL
by: Agenor Polo Zabaleta
Published: (2007)
by: Agenor Polo Zabaleta
Published: (2007)
Herramienta de software para el desarrollo de descripciones de hardware utilizando VHDL a partir de modelos gráficos
by: José Roberto Vargas Rivero
Published: (2010)
by: José Roberto Vargas Rivero
Published: (2010)
DISEÑO E IMPLEMENTACIÓN DE UN MICROPROCESADOR DE PROPÓSITO ESPECÍFICO
by: JUAN DAVID HINCAPIE ZEA
Published: (2011)
by: JUAN DAVID HINCAPIE ZEA
Published: (2011)
Seguridad en redes. Diseño e implementación de un cifrador de datos por medio de des triple
by: Diego Fernando Rojas Rincòn
Published: (2007)
by: Diego Fernando Rojas Rincòn
Published: (2007)
Efficient RS (255, k) encoder over reconfigurable systems
by: Cecilia Esperanza Sandoval Ruiz
Published: (2014)
by: Cecilia Esperanza Sandoval Ruiz
Published: (2014)
UNA IMPLEMENTACIÓN HARDWARE OPTIMIZADA PARA EL OPERADOR EXPONENCIACIÓN MODULAR
by: FREDDY BOLAÑOS
Published: (2008)
by: FREDDY BOLAÑOS
Published: (2008)
EXPERIMENTAL VALIDATION OF A MODEL FOR PHOTOVOLTAIC ARRAYS IN TOTAL CROSS-TIED CONFIGURATION
by: CARLOS ANDRÉS RAMOS-PAJA
Published: (2013)
by: CARLOS ANDRÉS RAMOS-PAJA
Published: (2013)
Flow control design for a flexible and adaptive router in parallel systems
by: A. Jiménez
Published: (2004)
by: A. Jiménez
Published: (2004)
FPGAs Implementation of fast algorithms oriented to mp3 audio decompression
by: Antonio Benavides
Published: (2012)
by: Antonio Benavides
Published: (2012)
Hardware Approach of R-Peak Detection for the Measurement of Fetal and Maternal Heart Rates
by: M. A. Hasan
Published: (2012)
by: M. A. Hasan
Published: (2012)
Clasificación de granos de café usando FPGA
by: Jorge Hernández
Published: (2005)
by: Jorge Hernández
Published: (2005)
Desarrollo de un dispositivo digital para la medición de variables ambientales utilizando un arreglo de compuertas programable en campo
by: Juan Carlos Olarte Cortés
Published: (2007)
by: Juan Carlos Olarte Cortés
Published: (2007)
Análisis de Circuitos Fractales y Modelado a través de Sistema de Funciones Iteradas para VHDL Caso de estudio: Codificador Reed Solomon
by: Cecilia E. Sandoval-Ruiz
Published: (2017)
by: Cecilia E. Sandoval-Ruiz
Published: (2017)
Modelo lógico-matemático del Codificador 2D-RS para descripción de hardware en VHDL
by: Cecilia E. Sandoval-Ruiz
Published: (2017)
by: Cecilia E. Sandoval-Ruiz
Published: (2017)
Modelo en VHDL de redes neuronales configurables aplicadas a decodificacion en radio cognitivo
by: Cecilia E. Sandoval-Ruiz
Published: (2017)
by: Cecilia E. Sandoval-Ruiz
Published: (2017)
Metodología para diseñar un Contador de Centenas utilizando Alliance CAD
by: Snaider Carrillo L.
Published: (2009)
by: Snaider Carrillo L.
Published: (2009)
New spatial central configurations in the 5-body problem
by: Luis F. Mello
Published: (2011)
by: Luis F. Mello
Published: (2011)
FPGA-based implementation of an S-Box cryptographic co-processor for high-performance applications
by: Moulai Khatir, Ahmed Nassim, et al.
Published: (2025)
by: Moulai Khatir, Ahmed Nassim, et al.
Published: (2025)
Diseño de un Coprocesador Matemático de Precisión Simple usando el Spartan 3E
by: J. Antonio Álvarez
Published: (2008)
by: J. Antonio Álvarez
Published: (2008)
Model-based implementation of self-configurable intellectual property modules for image histogram calculation in FPGAs
by: L.M. Garcés-Socarrás
Published: (2017)
by: L.M. Garcés-Socarrás
Published: (2017)
A survey on AI-augmented Secure RTL design for hardware trojan prevention
by: Parikh, Raj, et al.
Published: (2025)
by: Parikh, Raj, et al.
Published: (2025)
MATHEMATICAL MODEL FOR THE DESIGN OF A BROILER CHICKEN SUPPLY CHAIN
by: Andres-Mauricio Paredes-Rodríguez
Published: (2024)
by: Andres-Mauricio Paredes-Rodríguez
Published: (2024)
MICROPROCESADOR DIDÁCTICO DE ARQUITECTURA RISC IMPLEMENTADO EN UN FPGA
by: Víctor H. García Ortega
Published: (2009)
by: Víctor H. García Ortega
Published: (2009)
DE GENNES PARAMETER DEPENDENCE ON SUPERCONDUCTING PROPERTIES OF MESOSCOPIC CIRCULAR SECTOR
by: JOSÉ JOSÉ BARBA ORTEGA
Published: (2012)
by: JOSÉ JOSÉ BARBA ORTEGA
Published: (2012)
Autoconfiguration with Global Addresses Using IEEE 802.15.4 Standard in Multi-hop Networks
by: Carlos Egas Acosta
Published: (2021)
by: Carlos Egas Acosta
Published: (2021)
CP Violation in Beauty Baryons: Geometric Origins of the Mass Hierarchy
by: Niedzwiecki, K. T.
Published: (2026)
by: Niedzwiecki, K. T.
Published: (2026)
Cognitive Metaprogramming: A Grammar for Agent-Readable Artifacts
by: Gomes, Renato Aparecido
Published: (2026)
by: Gomes, Renato Aparecido
Published: (2026)
Coherence-Gated Phase Selection in Two Cross-Domain Benchmarks: TOI-201 Orbital Observability and LHCb Baryon CP Violation
by: De Franco, Gianni
Published: (2026)
by: De Franco, Gianni
Published: (2026)
CELL AVERAGING CFAR DETECTOR WITH SCALE FACTOR CORRECTION THROUGH THE METHOD OF MOMENTS FOR THE LOG-NORMAL DISTRIBUTION
by: José Raúl Machado Fernández
Published: (2018)
by: José Raúl Machado Fernández
Published: (2018)
Métodos numéricos en diferencias finitas para la estimación de recursos de Hardware FPGA en arquitecturas LFSR(n,k) fractales
by: Cecilia E. Sandoval-Ruiz
Published: (2019)
by: Cecilia E. Sandoval-Ruiz
Published: (2019)
Assessment of GPS positioning performance using different signals in the context of ionospheric scintillation: a month-long case study on São José dos Campos, Brazil
by: Ana Lucia Christovam de Souza
Published: (2022)
by: Ana Lucia Christovam de Souza
Published: (2022)
A Curvature-Induced Log-Periodic Deformation of C9(q 2): Wave Confinement Theory and the LHCb B 0 → K ∗0µ+µ− Anomaly
by: Reyes, Richard J.
Published: (2026)
by: Reyes, Richard J.
Published: (2026)
A FPGA implementation of a LMS adaptative algorithm for smart antenna arrays
by: Javier Alexander Castellanos Hernández
Published: (2014)
by: Javier Alexander Castellanos Hernández
Published: (2014)
Similar Items
-
Modular Programming of functions for turbo product codes on FPGA
by: Cecilia Esperanza Sandoval Ruiz
Published: (2008) -
Codificador de fuente programado en VHDL para dispositivos de hardware reconfigurable
by: Cecilia Sandoval
Published: (2006) -
Position sensitive detection system for charged particles
by: E.A. Coello
Published: (2012) -
Capture of events midi in parallel with FPGAs
by: Adriano de Luca Pennachia
Published: (2004) -
Parametric Decimal Division using Hardware Description Language
by: Jorge Hernán López Botero
Published: (2020)