Copertina

Efficient Parallel Hardware Architecture for GF(p) Elliptic Curve Point Multiplication on FPGA

Fuente: Wiley Open Access

Salvato in:

Dettagli Bibliografici
Autori principali:	Ruoyu Wu, Binchao Yu, Zhaofeng Chen, Xiangyu Li, Guanzhong Tian
Natura:	Artículo Open Access
Pubblicazione:	Wiley 2025
Soggetti:	International Journal of Circuit Theory and Applications
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Design and Implementation of Fast Signed Multiplier Architecture Using Compressors for FPGA Hardware
di: Serap Cekli, et al.
Pubblicazione: (2026)

Design of a Multi‐Octave UWB Power Amplifier Combining the Extended Continuous Class‐GF/GF −1 Modes
di: Huanyu Chen, et al.
Pubblicazione: (2025)

An Iterative Low Area‐Time ECPM Accelerator Over NIST‐256 Curve on FPGA Platform
di: Ruidian Zhan, et al.
Pubblicazione: (2026)

Implementation and Analysis of Enhanced Performance of Elliptic Curve Cryptography Processor Over Prime Field
di: Md. Sazedur Rahman, et al.
Pubblicazione: (2025)

Design of a Doherty power amplifier based on extended continuous class‐GF mode for broadband applications
di: Xuefei Xuan, et al.
Pubblicazione: (2024)

Enhanced DSP Architecture for Small Floating‐Point Based Deep Learning Accelerators on FPGAs
di: Kuiming Ma, et al.
Pubblicazione: (2026)

CORDIC‐Based Approximate Signed Multiplier With FPGA‐Aware Optimization
di: Abida Yousuf, et al.
Pubblicazione: (2026)

Miniaturized Quad‐Wideband Bandpass Filter With Multiple Transmission Zeros
di: Jin‐Tao Deng, et al.
Pubblicazione: (2025)

Rapid Modeling Method of Partial Power Processing Architecture With Circuit‐Analysis‐Free Based on State‐Space Averaging
di: Ye Tian, et al.
Pubblicazione: (2025)

A Low‐Complexity Digital Predistortion Technology and FPGA Implementation for Wide‐Band Satellite Communication
di: Mingchen Jiang, et al.
Pubblicazione: (2025)

Segmentation of IC Images in Integrated Circuit Reverse Engineering Using EfficientNet Encoder Based on U‐Net++ Architecture
di: Hongnan Cheng, et al.
Pubblicazione: (2025)

FPGA Implementation of PRNGs Based on Chaotic Systems Optimized by DE, GWO, and PSO
di: María Fernanda Moreno‐López, et al.
Pubblicazione: (2025)

Using Boolean Algebra to Minimize the LUT Count for FPGA Implementation of BCD Adders
di: Supriya Aggarwal
Pubblicazione: (2026)

FPGA‐Accelerated Transmission Fluctuation Autocorrelation Spectrum Technique for Rapid Particle Size Measurement
di: Miao Ji, et al.
Pubblicazione: (2025)

A High‐Precision and Wide‐Range DPFM/DPWM Generation Method Using FPGA
di: Fuchao Lu, et al.
Pubblicazione: (2025)

Analysis and Balancing Control Strategy of Input‐Parallel‐Output‐Series WPT System Based on Fundamental Harmonic Approximation and Phasor Diagram
di: Xuling Chen, et al.
Pubblicazione: (2025)

In‐Memory Binary Vector‐Matrix Multiplication Circuit Design for Triangle Counting Algorithm Acceleration
di: Sichun Du, et al.
Pubblicazione: (2025)

Hierarchical single‐objective variable double voltage vector model predictive control with low computational burden for cascaded H‐bridge multilevel converter
di: Jingang Han, et al.
Pubblicazione: (2024)

Ultrasonic Hardware Circuit Design and Signal Processing for Measuring Axial Stress of Small‐Sized Bolts
di: Enxiao Liu, et al.
Pubblicazione: (2025)

A Fast and Reliable Switching Strategy for Parallel Dynamic Voltage Restorers
di: Weiguo Luo, et al.
Pubblicazione: (2025)

Research on Photovoltaic Grid‐Connected Inverter Based on Interleaved Parallel Decoupling
di: Yu Wang, et al.
Pubblicazione: (2025)

An Optimized Hardware Implementation of ASCON With Power Analysis Attack Resistance
di: Parthasarathy Ramadass, et al.
Pubblicazione: (2025)

An Energy‐Efficient Switching Scheme for SAR ADCs With Unary‐Weighted Capacitor Array and Iterative Averaging Technique
di: Xue Cui, et al.
Pubblicazione: (2026)

A Hardware Circuit for Extracting Weak Damage Characteristics of Steel Wire Rope Using an Asymmetric Monostable System
di: Shengping Huang, et al.
Pubblicazione: (2024)

VCII‐Based Immittance Simulators: Generalized Parallel Configurations
di: Meghana Shrivastava, et al.
Pubblicazione: (2024)

VLPPLAs: Variable Latency Parallel Prefix Ling Adders
di: Yongqiang Zhang, et al.
Pubblicazione: (2025)

Planar Elliptical Coil Design With Helmholtz Structure Having a Uniform Magnetic Field for Nuclear Magnetic Resonance Spectroscopy
di: Mostafa Noohi, et al.
Pubblicazione: (2025)

A Bandgap Reference With Dual High‐Order Compensation Points at Both Low‐ and High‐Temperature Regions
di: Pengfeng Wang, et al.
Pubblicazione: (2026)

Design of Broadband Highly Efficient Power Amplifier Based on Low‐Pass Filtering Network With Periodic Structure
di: Sen Xu, et al.
Pubblicazione: (2024)

AxPPLAs: Approximate Ling Adders Using Parallel Prefix Topologies
di: Yongqiang Zhang, et al.
Pubblicazione: (2026)

Multiple‐Input and Multiple‐Output–Based Cascaded Boost Hybrid Interlink Converter
di: Shirazul Islam, et al.
Pubblicazione: (2024)

Design and optimization of 30 kW CLLLC resonant converter for vehicle‐to‐grid applications
di: Donghao Tian, et al.
Pubblicazione: (2024)

Bidirectional Converter Efficiency Improvement: A Design Method and Control Strategy for Wide Voltage Range Based on Matrix Transformer
di: Donghao Tian, et al.
Pubblicazione: (2025)

AI‐Driven Learning and Regeneration of Analog Circuit Designs From Academic Papers
di: Wenxiao Xiong, et al.
Pubblicazione: (2024)

Bidirectional DC/DC Converter Based on Interleaved Parallel Buck/Boost Cascades CLLLC
di: Kai Zhou, et al.
Pubblicazione: (2024)

A Novel SiC MOSFET Short‐Circuit Protection Method Based on the Gate Charge Characteristic Curves
di: Lei Zhang, et al.
Pubblicazione: (2026)

Generalized Diode–Series–Parallel Resistance Circuit: Analytical and Approximate Solutions via the g‐Function
di: Martin Calasan
Pubblicazione: (2025)

A BJT‐Based Temperature Sensor With 58 pJ·K 2 FOM and ± 0.6°C Inaccuracy From −40 to 125°C
di: Xiaojia Wang, et al.
Pubblicazione: (2025)

A Low‐Delay Contention‐Free Dual‐Edge‐Triggered Pulsed Flip‐Flop Based on Multiple‐Pulse
di: Binyu He, et al.
Pubblicazione: (2026)

An Energy‐Efficient Fully On‐Chip CMOS Temperature Sensor for Portable Applications With an RFoM of 2.79 pJ.K2
di: Chilaka Jayaram, et al.
Pubblicazione: (2024)