Skip to content
Descubridor Institucional UMAR
Inicio
Búsqueda avanzada
Explorar
Inicio
Búsqueda avanzada
Explorar
Login
Language
English
Deutsch
Español
Français
Italiano
All Fields
Title
Author
Subject
Call Number
ISBN/ISSN
Tag
Find
Advanced
VLPPLAs: Variable Latency Parallel Prefix Ling Adders
VLPPLAs: Variable Latency Parallel Prefix Ling Adders
Fuente:
Wiley Open Access
Saved in:
Bibliographic Details
Main Authors:
Yongqiang Zhang
,
Yili Yuan
,
Jie Han
,
Xin Cheng
,
Guangjun Xie
Format:
Artículo Open Access
Published:
Wiley
2025
Subjects:
International Journal of Circuit Theory and Applications
Online Access:
Acceder al recurso
Tags:
Add Tag
No Tags, Be the first to tag this record!
Cite this
Text this
Email this
Print
Export Record
Export to RefWorks
Export to EndNoteWeb
Export to EndNote
Save to List
Permanent link
Holdings
Description
Comments
Similar Items
Staff View
Internet
https://onlinelibrary.wiley.com/doi/10.1002/cta.70211
Similar Items
AxPPLAs: Approximate Ling Adders Using Parallel Prefix Topologies
by: Yongqiang Zhang, et al.
Published: (2026)
Biased accumulation based on multiplexer using stochastic correlated logic
by: Shaowei Wang, et al.
Published: (2024)
Design of Memristor‐Based Balanced Ternary Full Adder
by: Xiao‐Yuan Wang, et al.
Published: (2026)
Using Boolean Algebra to Minimize the LUT Count for FPGA Implementation of BCD Adders
by: Supriya Aggarwal
Published: (2026)
Design and Analysis of Multistage Hybrid Carry‐Select Adder for Area‐ and Power‐Efficient VLSI Systems
by: Senthil Sivakumar M, et al.
Published: (2025)