A 16‐Bit 80‐MS/s Tri‐Stage Pipelined‐SAR ADC With Non‐Binary Redundancy CDAC and Wide Common Mode Input Ring Amplifier

Fuente: Wiley Open Access
Saved in:
Bibliographic Details
Main Authors: Ying Luo, Yongle Li, Peitao Xie, Zhengliang Guo, Mingchao Jian
Format: Artículo Open Access
Published: Wiley 2026
Subjects:
Online Access:
Tags: Add Tag
No Tags, Be the first to tag this record!