Performance Analysis of High Speed Low Power BCD Adder using CMOS and Dynamic logic

Documenti analoghi

• High-Performance 4 x1 Multiplexer based on Single-Walled Carbon Nanotube Field Effect Transistor with CMOS-like Pass-Transistor Logic
  di: Hamed Fooladvand
  Pubblicazione: (2020)
• Optimization of single electron transistor based digital logic design
  di: Shobhika, Pankaj Gopnarayan, et al.
  Pubblicazione: (2025)
• Design of New High-Performance Full Adder Using Hybrid-CMOS Logic Style for High-Speed Applications
  di: Milad Jalalian Abbasi Morad
  Pubblicazione: (2015)
• Finite-time stabilization of discontinuous fuzzy inertial Cohen–Grossberg neural networks with mixed time-varying delays.
  di: Fanchao Kong
  Pubblicazione: (2021)
• An improved approximate parallel prefix adder for high performance computing applications: a comparative analysis
  di: Vamsidhar, Anagani, et al.
  Pubblicazione: (2025)