Skip to content
Descubridor Institucional UMAR
Inicio
Búsqueda avanzada
Explorar
Inicio
Búsqueda avanzada
Explorar
Login
Language
English
Deutsch
Español
Français
Italiano
All Fields
Title
Author
Subject
Call Number
ISBN/ISSN
Tag
Find
Advanced
Low Power Reversible Parallel Binary Adder/Subtractor
Low Power Reversible Parallel Binary Adder/Subtractor
Fuente:
Zenodo
Saved in:
Bibliographic Details
Main Author:
Rangarajalu, Krishnakumar
Format:
Recurso digital
Published:
Zenodo
2025
Online Access:
Acceder al recurso
Tags:
Add Tag
No Tags, Be the first to tag this record!
Cite this
Text this
Email this
Print
Export Record
Export to RefWorks
Export to EndNoteWeb
Export to EndNote
Save to List
Permanent link
Holdings
Description
Comments
Similar Items
Staff View
Description
Description not available.
Similar Items
Deterministic Single-Photon Adder and Subtractor
by: Jiang, Si-Qi, et al.
Published: (2025)
VLPPLAs: Variable Latency Parallel Prefix Ling Adders
by: Yongqiang Zhang, et al.
Published: (2025)
Improving Uniquely Decodable Codes in Binary Adder Channels
by: Balogh, József, et al.
Published: (2023)
AxPPLAs: Approximate Ling Adders Using Parallel Prefix Topologies
by: Yongqiang Zhang, et al.
Published: (2026)
Performance Analysis of High Speed Low Power BCD Adder using CMOS and Dynamic logic
by: K Srilakshmi, et al.
Published: (2025)