Cover Image

Low Power Reversible Parallel Binary Adder/Subtractor

Fuente: Zenodo

Saved in:

Bibliographic Details
Main Author:	Rangarajalu, Krishnakumar
Format:	Recurso digital
Published:	Zenodo 2025
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Deterministic Single-Photon Adder and Subtractor
by: Jiang, Si-Qi, et al.
Published: (2025)

VLPPLAs: Variable Latency Parallel Prefix Ling Adders
by: Yongqiang Zhang, et al.
Published: (2025)

Improving Uniquely Decodable Codes in Binary Adder Channels
by: Balogh, József, et al.
Published: (2023)

AxPPLAs: Approximate Ling Adders Using Parallel Prefix Topologies
by: Yongqiang Zhang, et al.
Published: (2026)

Performance Analysis of High Speed Low Power BCD Adder using CMOS and Dynamic logic
by: K Srilakshmi, et al.
Published: (2025)

Quantum Non-Moduler Multiplication with QFT-Based Multi Input Parallelized Adder
by: Çakmak, Murat Kurtand Selçuk, et al.
Published: (2026)

Design of Low Power Fast Full Adder using Domino Logic Based on magnetic tunnel junction and Memristor
by: Pooria Parvizi
Published: (2020)

Dynamic Power Management Methodology for Distributed Vertical Power Delivery in High-Performance Computing Systems
by: Krishnakumar, Sriharini, et al.
Published: (2026)

PrefixAgent: An LLM-Powered Design Framework for Efficient Prefix Adder Optimization
by: Zuo, Dongsheng, et al.
Published: (2025)

DNA Ternary Full Adder
by: Zhu, Enqiang, et al.
Published: (2026)

Power-Integrity Modeling of VR Faults in High-Performance Applications
by: Krishnakumar, Sriharini, et al.
Published: (2026)

Scalable Quantum Reversible BCD Adder Architectures with Enhanced Speed and Reduced Quantum Cost for Next-Generation Computing
by: Mashayekhi, Negin, et al.
Published: (2025)

New Circuit for Quantum Adder by Constant
by: Fedoriaka, Dmytro
Published: (2025)

Optimal Toffoli-Depth Quantum Adder
by: Wang, Siyi, et al.
Published: (2024)

Quantum Multiplier Based on Exponent Adder
by: Zhan, Junpeng
Published: (2023)

Design and Analysis of Multistage Hybrid Carry‐Select Adder for Area‐ and Power‐Efficient VLSI Systems
by: Senthil Sivakumar M, et al.
Published: (2025)

Ancilla-free Quantum Adder with Sublinear Depth
by: Remaud, Maxime, et al.
Published: (2025)

Faster Linear-Size And-Or Path and Adder Circuits
by: Brenner, Ulrich, et al.
Published: (2024)

Delay-Optimum Adder Circuits with Linear Size
by: Brenner, Ulrich, et al.
Published: (2024)

Finite-Particle Convergence Rates for Conservative and Non-Conservative Drifting Models
by: Balasubramanian, Krishnakumar
Published: (2026)

Large-Step Training Dynamics of a Two-Factor Linear Transformer Model
by: Balasubramanian, Krishnakumar
Published: (2026)

Symmetric instability of monsoon zonal flows
by: V. Krishnakumar
Published: (1993)

Parallel Self-Avoiding Walks for a Low-Autocorrelation Binary Sequences Problem
by: Bošković, Borko, et al.
Published: (2022)

Permutation Capacity Region of Adder Multiple-Access Channels
by: Lu, William, et al.
Published: (2023)

Design of Memristor‐Based Balanced Ternary Full Adder
by: Xiao‐Yuan Wang, et al.
Published: (2026)

Parallel Dual-Numbers Reverse AD
by: Smeding, Tom, et al.
Published: (2022)

A Classical-Quantum Adder with Constant Workspace and Linear Gates
by: Gidney, Craig
Published: (2025)

High-Dimensional Evolutionary Algorithm Based Design of Semi-Adder
by: Zhang, Xi, et al.
Published: (2025)

On Automating Proofs of Multiplier Adder Trees using the RTL Books
by: Manjrekar, Mayank
Published: (2025)

Online Alignment and Addition in Multi-Term Floating-Point Adders
by: Alexandridis, Kosmas, et al.
Published: (2024)

Optimizing T and CNOT Gates in Quantum Ripple-Carry Adders and Comparators
by: Remaud, Maxime
Published: (2024)

AXON: An Automated Netlist Optimization Framework for High-Speed Adders
by: Yang, Tiantian, et al.
Published: (2026)

Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs
by: Lai, Yao, et al.
Published: (2024)

Novel Efficient Scalable QCA XOR and Full Adder Designs
by: Safaiezadeh, Behrouz, et al.
Published: (2023)

Floating Point HUB Adder for RISC-V Sargantana Processor
by: Bandera, Gerardo, et al.
Published: (2024)

Construction of Boolean Logic Gates Using QFT-Based Adder Architecture
by: Kaltehei, Ayda, et al.
Published: (2025)

Magnonic Full Adder Based on 2D Chiral Magnonic Resonators
by: Fripp, K. G., et al.
Published: (2026)

HOAA: Hybrid Overestimating Approximate Adder for Enhanced Performance Processing Engine
by: Kokane, Omkar, et al.
Published: (2024)

Noise-Resilient and Reduced Depth Approximate Adders for NISQ Quantum Computing
by: Gaur, Bhaskar, et al.
Published: (2024)

New High-Performance Full Adders Using an Alternative Logic Structure
by: Mónico Linares Aranda
Published: (2011)