Saved in:
| Main Authors: | Kaipu Chandrika, Dr. M Apparao |
|---|---|
| Format: | Recurso digital |
| Language: | |
| Published: |
Zenodo
2025
|
| Online Access: | https://doi.org/10.5281/zenodo.16153785 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs
by: Lai, Yao, et al.
Published: (2024)
by: Lai, Yao, et al.
Published: (2024)
Design of Novel 64- bit Multiplier-Accumulator using Vedic Multiplier & Hybrid Adder
by: A Akash, et al.
Published: (2026)
by: A Akash, et al.
Published: (2026)
Fault-Tolerant Design and Implementation of a 4-Bit Multiplier Using Hybrid Full Adders
by: R. K. Sivakumar, et al.
Published: (2025)
by: R. K. Sivakumar, et al.
Published: (2025)
Quantum Multiplier Based on Exponent Adder
by: Zhan, Junpeng
Published: (2023)
by: Zhan, Junpeng
Published: (2023)
Implementation of a 8-bit Wallace Tree Multiplier
by: Biswas, Ayan, et al.
Published: (2025)
by: Biswas, Ayan, et al.
Published: (2025)
On Automating Proofs of Multiplier Adder Trees using the RTL Books
by: Manjrekar, Mayank
Published: (2025)
by: Manjrekar, Mayank
Published: (2025)
Recent Progress in Catalysis Using High‐Entropy Metal–Organic Frameworks and their Derived Materials
by: Baghendra Singh, et al.
Published: (2025)
by: Baghendra Singh, et al.
Published: (2025)
FPGA-Based Multiplier with a New Approximate Full Adder for Error-Resilient Applications
by: Ranjbar, Ali, et al.
Published: (2025)
by: Ranjbar, Ali, et al.
Published: (2025)
Exploration of Unary Arithmetic-Based Matrix Multiply Units for Low Precision DL Accelerators
by: Vellaisamy, Prabhu, et al.
Published: (2026)
by: Vellaisamy, Prabhu, et al.
Published: (2026)
New High-Performance Full Adders Using an Alternative Logic Structure
by: Mónico Linares Aranda
Published: (2011)
by: Mónico Linares Aranda
Published: (2011)
Design of New High-Performance Full Adder Using Hybrid-CMOS Logic Style for High-Speed Applications
by: Milad Jalalian Abbasi Morad
Published: (2015)
by: Milad Jalalian Abbasi Morad
Published: (2015)
Arithmetic Degrees are Cohomological Lyapunov Multipliers
by: Song, Jiarui, et al.
Published: (2025)
by: Song, Jiarui, et al.
Published: (2025)
UFO-MAC: A Unified Framework for Optimization of High-Performance Multipliers and Multiply-Accumulators
by: Zuo, Dongsheng, et al.
Published: (2024)
by: Zuo, Dongsheng, et al.
Published: (2024)
Multiplier-free In-Memory Vector-Matrix Multiplication Using Distributed Arithmetic
by: Zeller, Felix, et al.
Published: (2025)
by: Zeller, Felix, et al.
Published: (2025)
Coastal area management in South Asia: a comparative perspective (Background Paper prepared for South Asia Workshop on Fisheries and Coastal Area Management, 26 September-1 October 1996, Madras, India)
by: Sharma, Chandrika
Published: (1996)
by: Sharma, Chandrika
Published: (1996)
High-Dimensional Evolutionary Algorithm Based Design of Semi-Adder
by: Zhang, Xi, et al.
Published: (2025)
by: Zhang, Xi, et al.
Published: (2025)
An explicit version of Carlson's theorem
by: Chourasiya, Shashi
Published: (2024)
by: Chourasiya, Shashi
Published: (2024)
AXON: An Automated Netlist Optimization Framework for High-Speed Adders
by: Yang, Tiantian, et al.
Published: (2026)
by: Yang, Tiantian, et al.
Published: (2026)
The PPKN Gate: An Optimal 1-Toffoli Input-Preserving Full Adder for Quantum Arithmetic
by: Papakonstantinou, G.
Published: (2025)
by: Papakonstantinou, G.
Published: (2025)
Optimizing Digital Signal Processing with Half-Precision Floating-Point Arithmetic
by: Dr. Elianore Quasar and Dr. Kaia Rykhard
Published: (2019)
by: Dr. Elianore Quasar and Dr. Kaia Rykhard
Published: (2019)
DOMAC: Differentiable Optimization for High-Speed Multipliers and Multiply-Accumulators
by: Xue, Chenhao, et al.
Published: (2025)
by: Xue, Chenhao, et al.
Published: (2025)
IMPLY-based Approximate Full Adders for Efficient Arithmetic Operations in Image Processing and Machine Learning
by: Qiu, Melanie, et al.
Published: (2024)
by: Qiu, Melanie, et al.
Published: (2024)
Carlson's theorem and vertical limit functions
by: Brevig, Ole Fredrik, et al.
Published: (2025)
by: Brevig, Ole Fredrik, et al.
Published: (2025)
Oscillation stability by the Carlson-Simpson theorem
by: Bice, Tristan, et al.
Published: (2025)
by: Bice, Tristan, et al.
Published: (2025)
PrefixAgent: An LLM-Powered Design Framework for Efficient Prefix Adder Optimization
by: Zuo, Dongsheng, et al.
Published: (2025)
by: Zuo, Dongsheng, et al.
Published: (2025)
Novel Optimized Designs of Modulo $2n+1$ Adder for Quantum Computing
by: Gaur, Bhaskar, et al.
Published: (2024)
by: Gaur, Bhaskar, et al.
Published: (2024)
Ethical Leadership in the Age of AI Challenges, Opportunities and Framework for Ethical Leadership
by: Kandasamy, Udaya Chandrika
Published: (2024)
by: Kandasamy, Udaya Chandrika
Published: (2024)
Electronic Instruction at Carlson Library: Emerging Challenges.
by: Phillips, John C., et al.
Published: (1997)
by: Phillips, John C., et al.
Published: (1997)
Design of Memristor‐Based Balanced Ternary Full Adder
by: Xiao‐Yuan Wang, et al.
Published: (2026)
by: Xiao‐Yuan Wang, et al.
Published: (2026)
FPGA ‐Based Design of Ultra‐Efficient Approximate Adders for High‐Fidelity Image Processing: A Logic‐Optimized Approach
by: Ramakrishna Reddy Eamani, et al.
Published: (2025)
by: Ramakrishna Reddy Eamani, et al.
Published: (2025)
Building Reliable Arithmetic Multipliers Under NBTI Aging and Process Variations
by: Heidary, Masoud, et al.
Published: (2026)
by: Heidary, Masoud, et al.
Published: (2026)
Exploring the Reactivity of High Valent Iron Intermediates in Water
by: Parkhi Sharma, et al.
Published: (2024)
by: Parkhi Sharma, et al.
Published: (2024)
A New Direction for Continuing Education at Carlson Library.
by: Phillips, John C., et al.
Published: (1988)
by: Phillips, John C., et al.
Published: (1988)
Experimental Evalution of Antidiabetic Activity of Swertia Chirata – Aqueous Extract
by: Suman Chandel, et al.
Published: (2025)
by: Suman Chandel, et al.
Published: (2025)
Flip graph and arc complex finite rigidity
by: Sadanand, Chandrika, et al.
Published: (2023)
by: Sadanand, Chandrika, et al.
Published: (2023)
Novel Efficient Scalable QCA XOR and Full Adder Designs
by: Safaiezadeh, Behrouz, et al.
Published: (2023)
by: Safaiezadeh, Behrouz, et al.
Published: (2023)
An Energy-Efficient Approximate Posit Multiply-Divide Unit
by: Thotli, Rishi, et al.
Published: (2026)
by: Thotli, Rishi, et al.
Published: (2026)
Performance Analysis of High Speed Low Power BCD Adder using CMOS and Dynamic logic
by: K Srilakshmi, et al.
Published: (2025)
by: K Srilakshmi, et al.
Published: (2025)
Optimizing T and CNOT Gates in Quantum Ripple-Carry Adders and Comparators
by: Remaud, Maxime
Published: (2024)
by: Remaud, Maxime
Published: (2024)
Design and Implementation of a 32-bit Carry Lookahead Adder (CLA) in Verilog
by: G Sravya, et al.
Published: (2025)
by: G Sravya, et al.
Published: (2025)
Similar Items
-
Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs
by: Lai, Yao, et al.
Published: (2024) -
Design of Novel 64- bit Multiplier-Accumulator using Vedic Multiplier & Hybrid Adder
by: A Akash, et al.
Published: (2026) -
Fault-Tolerant Design and Implementation of a 4-Bit Multiplier Using Hybrid Full Adders
by: R. K. Sivakumar, et al.
Published: (2025) -
Quantum Multiplier Based on Exponent Adder
by: Zhan, Junpeng
Published: (2023) -
Implementation of a 8-bit Wallace Tree Multiplier
by: Biswas, Ayan, et al.
Published: (2025)