Cover Image

Design and Implementation of a 32-bit Carry Lookahead Adder (CLA) in Verilog

Fuente: Zenodo

Saved in:

Bibliographic Details
Main Authors:	G Sravya, K Anjaneyulu
Format:	Recurso digital
Published:	Zenodo 2025
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Fast Bipartitioned Hybrid Adder Utilizing Carry Select and Carry Lookahead Logic
by: Balasubramanian, Padmanabhan, et al.
Published: (2024)

A Logarithmic Depth Quantum Carry-Lookahead Modulo $(2^n-1)$ Adder
by: Gaur, Bhaskar, et al.
Published: (2024)

Semicustom Frontend VLSI Design and Analysis of a 32-bit Brent-Kung Adder in Cadence Suite
by: Singh, Yashvardhan
Published: (2025)

Design of Novel 64- bit Multiplier-Accumulator using Vedic Multiplier & Hybrid Adder
by: A Akash, et al.
Published: (2026)

Optimizing T and CNOT Gates in Quantum Ripple-Carry Adders and Comparators
by: Remaud, Maxime
Published: (2024)

Design and Analysis of Multistage Hybrid Carry‐Select Adder for Area‐ and Power‐Efficient VLSI Systems
by: Senthil Sivakumar M, et al.
Published: (2025)

Development of diagnostic leaf nutrient norms and identification of yield limiting nutrients using DRIS in rose grown under protected conditions
by: K. Anjaneyulu
Published: (2006)

Diagnostic soil nutrient standards and identification of yield limiting nutrients in onion (Allium cepa) using DRIS
by: K. Anjaneyulu
Published: (2008)

DRIS norms for identifying yield-limiting nutrients in sapota (Manilkara achras (Mill). Fosberg) cv. Cricketball
by: K. Anjaneyulu
Published: (2007)

Compositional nutrient diagnosis norms (CND) for guava (Psidium guajava L.)
by: K. Anjaneyulu
Published: (2008)

Fault-Tolerant Design and Implementation of a 4-Bit Multiplier Using Hybrid Full Adders
by: R. K. Sivakumar, et al.
Published: (2025)

CLA Regroups.
by: Horrocks, Norman
Published: (1987)

The Value of CLA
by: Leibold, Paul F.
Published: (1971)

CLA Wrestles with the Future.
by: Horrocks, Norman
Published: (1992)

Design of Memristor‐Based Balanced Ternary Full Adder
by: Xiao‐Yuan Wang, et al.
Published: (2026)

7‐2: Distinguished Paper: Effective 10‐bit OLED Driver IC with 11‐bit DAC, Double Capacitor‐Coupled Adder, and Offset Calibration for Enhanced Panel Driving
by: Changwhan Kim, et al.
Published: (2025)

Evolution analysis of software quality metrics in an open-source java project: A case study on TestNG
by: Sambaturu, Venkata Sai Sravya
Published: (2025)

Optimization of 32-bit Unsigned Division by Constants on 64-bit Targets
by: Mitsunari, Shigeo, et al.
Published: (2026)

Using Boolean Algebra to Minimize the LUT Count for FPGA Implementation of BCD Adders
by: Supriya Aggarwal
Published: (2026)

SAN Delta E Principle: An Energy-Imbalance–Based Universal Framework
by: Nagarakanti, Sree Anjaneyulu
Published: (2025)

SAN Pure Energy Self-Momentum Principle
by: Nagarakanti, Sree Anjaneyulu
Published: (2025)

At CLA the Big Issue Was Money
Published: (1976)

American Confrers -- CLA and ALA
by: Morton, Elizabeth
Published: (1972)

CLA - The Next Fifty Years
by: Browne, Joseph P.
Published: (1971)

FPGA Implementation of an Intelligent Traffic Light Controller (I-TLC) in Verilog
by: Banerjee, Apoorva
Published: (2024)

High-Dimensional Evolutionary Algorithm Based Design of Semi-Adder
by: Zhang, Xi, et al.
Published: (2025)

Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs
by: Lai, Yao, et al.
Published: (2024)

Novel Efficient Scalable QCA XOR and Full Adder Designs
by: Safaiezadeh, Behrouz, et al.
Published: (2023)

Lookahead Drifting Model
by: Zhang, Guoqiang, et al.
Published: (2026)

Lookahead Counterfactual Fairness
by: Zuo, Zhiqun, et al.
Published: (2024)

Vectorization of Verilog Designs and its Effects on Verification and Synthesis
by: Guimarães, Maria Fernanda Oliveira, et al.
Published: (2026)

CLA Guidelines on Non-Sexist Language
Published: (1976)

Objectives: CLA Action for Literacy Committee.
Published: (1980)

CLA Reaches beyond Its Borders.
by: Horrocks, Norman
Published: (1993)

Digital Sign Calculator Verification and Implementation of Verilog HDL via FPGA Simulation
by: IJMSRT
Published: (2025)

Verilog-Evolve: Feedback-Driven and Skill-Evolving Verilog Generation
by: Pei, Zehua, et al.
Published: (2026)

DNA Ternary Full Adder
by: Zhu, Enqiang, et al.
Published: (2026)

Implementation of a 8-bit Wallace Tree Multiplier
by: Biswas, Ayan, et al.
Published: (2025)

EvoVerilog: Large Langugage Model Assisted Evolution of Verilog Code
by: Guo, Ping, et al.
Published: (2025)

VerilogLAVD: LLM-Aided Rule Generation for Vulnerability Detection in Verilog
by: Long, Xiang, et al.
Published: (2025)