Saved in:
| Main Authors: | , |
|---|---|
| Format: | Recurso digital |
| Language: | |
| Published: |
Zenodo
2025
|
| Online Access: | https://doi.org/10.5281/zenodo.16480669 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Table of Contents:
- <p><em><span>The Carry Lookahead Adder (CLA) is a critical arithmetic component widely used in high-performance digital systems to accelerate addition operations by minimizing carry propagation delay. This paper presents the design and implementation of a 32-bit CLA using Verilog Hardware Description Language (HDL). The proposed design employs modular and scalable architecture, leveraging generate and propagate logic to achieve parallel computation of carry signals across all bits. The Verilog implementation demonstrates significant improvements in computational speed compared to conventional ripple carry adders, making it well-suited for applications in modern processors, digital signal processors, and hardware acceleration platforms. Functional verification and synthesis results confirm the efficacy and efficiency of the proposed CLA architecture, with favorable area-speed trade-offs for integration into Field Programmable Gate Arrays (FPGAs) and Application-Specific Integrated Circuits (ASICs).</span></em></p>