Skip to content
Descubridor Institucional UMAR
Inicio
Búsqueda avanzada
Explorar
Inicio
Búsqueda avanzada
Explorar
Login
Language
English
Deutsch
Español
Français
Italiano
All Fields
Title
Author
Subject
Call Number
ISBN/ISSN
Tag
Find
Advanced
Design and Implementation of a 32-bit Carry Lookahead Adder (CLA) in Verilog
Design and Implementation of a 32-bit Carry Lookahead Adder (CLA) in Verilog
Fuente:
Zenodo
Saved in:
Bibliographic Details
Main Authors:
G Sravya
,
K Anjaneyulu
Format:
Recurso digital
Published:
Zenodo
2025
Online Access:
Acceder al recurso
Tags:
Add Tag
No Tags, Be the first to tag this record!
Cite this
Text this
Email this
Print
Export Record
Export to RefWorks
Export to EndNoteWeb
Export to EndNote
Save to List
Permanent link
Holdings
Description
Comments
Similar Items
Staff View
Be the first to leave a comment!
Your Comment
You must be logged in first
Similar Items
Fast Bipartitioned Hybrid Adder Utilizing Carry Select and Carry Lookahead Logic
by: Balasubramanian, Padmanabhan, et al.
Published: (2024)
A Logarithmic Depth Quantum Carry-Lookahead Modulo $(2^n-1)$ Adder
by: Gaur, Bhaskar, et al.
Published: (2024)
Semicustom Frontend VLSI Design and Analysis of a 32-bit Brent-Kung Adder in Cadence Suite
by: Singh, Yashvardhan
Published: (2025)
Design of Novel 64- bit Multiplier-Accumulator using Vedic Multiplier & Hybrid Adder
by: A Akash, et al.
Published: (2026)
Optimizing T and CNOT Gates in Quantum Ripple-Carry Adders and Comparators
by: Remaud, Maxime
Published: (2024)
