Skip to content
Descubridor Institucional UMAR
Inicio
Búsqueda avanzada
Explorar
Inicio
Búsqueda avanzada
Explorar
Login
Language
English
Deutsch
Español
Français
Italiano
All Fields
Title
Author
Subject
Call Number
ISBN/ISSN
Tag
Find
Advanced
A survey on AI-augmented Secure RTL design for hardware trojan prevention
A survey on AI-augmented Secure RTL design for hardware trojan prevention
Fuente:
Zenodo
Saved in:
Bibliographic Details
Main Authors:
Parikh, Raj
,
Parikh, Khushi
Format:
Recurso digital
Language:
English
Published:
Zenodo
2025
Subjects:
Logic Locking
Deep Learning in Power Analysis
Siamese Neural Networks (SNNs)
Jumping-Knowledge GNNs
Verilog/VHDL Code Analysis
Online Access:
Acceder al recurso
Tags:
Add Tag
No Tags, Be the first to tag this record!
Cite this
Text this
Email this
Print
Export Record
Export to RefWorks
Export to EndNoteWeb
Export to EndNote
Save to List
Permanent link
Holdings
Description
Comments
Similar Items
Staff View
Internet
https://doi.org/10.5281/zenodo.17008141
Similar Items
Siameses: Presentación de un caso
by: Jaime Ingar
Published: (2007)
Modelo lógico-matemático del Codificador 2D-RS para descripción de hardware en VHDL
by: Cecilia E. Sandoval-Ruiz
Published: (2017)
INTEGRATION OF LLVM AND ICARUS VERILOG FOR THE COMPILATION AND SIMULATION OF CUSTOM PROCESSORS.
by: Silva, Murillo Inácio da Costa, et al.
Published: (2025)
8-bit softcore microprocessor with dual accumulator designed to be used in FPGA
by: William Sáenz Rodríguez
Published: (2018)
Codificador de fuente programado en VHDL para dispositivos de hardware reconfigurable
by: Cecilia Sandoval
Published: (2006)